MCC'2024- Execution of r181-tall-171640605800689

About the Execution of LoLA for GlobalResAllocation-PT-05

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16206.544	1822989.00	4179683.00	4621.20	TF?FT??F?F???T??	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605800689.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GlobalResAllocation-PT-05, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605800689
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 194M
-rw-r--r-- 1 mcc users 30K Apr 12 14:21 CTLCardinality.txt
-rw-r--r-- 1 mcc users 154K Apr 12 14:21 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6M Apr 12 14:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 24M Apr 12 14:14 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 16K Apr 22 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Apr 22 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5M Apr 22 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 14M Apr 22 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 78K Apr 12 22:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 403K Apr 12 22:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 19M Apr 12 21:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74M Apr 12 21:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.2K Apr 22 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 55M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-00
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-01
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-02
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-03
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-04
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-05
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-06
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-07
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-08
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-09
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-10
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-11
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-12
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-13
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-14
FORMULA_NAME GlobalResAllocation-PT-05-CTLCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717079397379

FORMULA GlobalResAllocation-PT-05-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-CTLCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-CTLCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-05-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717081220368

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 GlobalResAllocation-PT-05-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 17 (type CNST) for 16 GlobalResAllocation-PT-05-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 17 (type CNST) for GlobalResAllocation-PT-05-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 14 (type CNST) for 13 GlobalResAllocation-PT-05-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 GlobalResAllocation-PT-05-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 14 (type CNST) for GlobalResAllocation-PT-05-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for GlobalResAllocation-PT-05-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for GlobalResAllocation-PT-05-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 GlobalResAllocation-PT-05-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 GlobalResAllocation-PT-05-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 GlobalResAllocation-PT-05-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 113
[[35mlola[0m][I] fired transitions : 184
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 GlobalResAllocation-PT-05-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 280 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 28 GlobalResAllocation-PT-05-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for GlobalResAllocation-PT-05-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 2/280 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 785 m, 157 m/sec, 1517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 7/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 4832 m, 809 m/sec, 9476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 12/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 8981 m, 829 m/sec, 17644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 17/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 12595 m, 722 m/sec, 24752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 22/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 16486 m, 778 m/sec, 32434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 27/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 20648 m, 832 m/sec, 40660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 32/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 24859 m, 842 m/sec, 49025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 37/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 29573 m, 942 m/sec, 58412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 42/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 34612 m, 1007 m/sec, 68429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 47/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 38770 m, 831 m/sec, 76657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 52/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 43156 m, 877 m/sec, 85384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 57/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 47390 m, 846 m/sec, 93797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 62/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 51969 m, 915 m/sec, 102954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 67/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 56564 m, 919 m/sec, 112122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 72/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 62123 m, 1111 m/sec, 123308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 77/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 67052 m, 985 m/sec, 133172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 82/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 72028 m, 995 m/sec, 143056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 87/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 77168 m, 1028 m/sec, 153346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 92/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 82285 m, 1023 m/sec, 163601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 97/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 88407 m, 1224 m/sec, 176026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 102/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 95316 m, 1381 m/sec, 189925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 107/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 100177 m, 972 m/sec, 199693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 112/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 105242 m, 1013 m/sec, 209885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 117/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 111146 m, 1180 m/sec, 221839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 122/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 117717 m, 1314 m/sec, 235108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 127/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 124691 m, 1394 m/sec, 249298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 132/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 132725 m, 1606 m/sec, 265696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 137/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 138496 m, 1154 m/sec, 277365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 142/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 145095 m, 1319 m/sec, 290768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 147/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 150431 m, 1067 m/sec, 301488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 152/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 155951 m, 1104 m/sec, 312606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 157/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 162812 m, 1372 m/sec, 326575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 162/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 168322 m, 1102 m/sec, 337615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 167/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 173283 m, 992 m/sec, 347611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 172/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 179005 m, 1144 m/sec, 359167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 177/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 185784 m, 1355 m/sec, 372987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 182/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 193431 m, 1529 m/sec, 388613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 187/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 203309 m, 1975 m/sec, 408816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 192/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 213250 m, 1988 m/sec, 429185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 197/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 219557 m, 1261 m/sec, 441955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 202/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 227387 m, 1566 m/sec, 457957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 207/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 237070 m, 1936 m/sec, 477764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 212/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 247541 m, 2094 m/sec, 499265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 217/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 259099 m, 2311 m/sec, 522970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 222/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 269611 m, 2102 m/sec, 544520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 227/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 274828 m, 1043 m/sec, 555107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 232/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 280146 m, 1063 m/sec, 565856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 237/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 288359 m, 1642 m/sec, 582664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 242/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 296378 m, 1603 m/sec, 599060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 247/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 302033 m, 1131 m/sec, 610507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 252/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 307442 m, 1081 m/sec, 621402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 257/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 314286 m, 1368 m/sec, 635520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 262/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 319372 m, 1017 m/sec, 646011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 267/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 324602 m, 1046 m/sec, 656650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 272/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 330077 m, 1095 m/sec, 667806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 277/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 335967 m, 1178 m/sec, 679901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 282/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 344432 m, 1693 m/sec, 697434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 287/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 353180 m, 1749 m/sec, 715600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 292/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 361791 m, 1722 m/sec, 733378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 297/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 369605 m, 1562 m/sec, 749471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 302/305 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-05 379021 m, 1883 m/sec, 768876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 GlobalResAllocation-PT-05-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 GlobalResAllocation-PT-05-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 3055 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 3095 m, -75185 m/sec, 6069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 7024 m, 785 m/sec, 13787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 10912 m, 777 m/sec, 21425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 14862 m, 790 m/sec, 29223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 25/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 19019 m, 831 m/sec, 37436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 30/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 23177 m, 831 m/sec, 45690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 35/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 27712 m, 907 m/sec, 54718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 40/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 32437 m, 945 m/sec, 64103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 45/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 37428 m, 998 m/sec, 74006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 50/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 41278 m, 770 m/sec, 81642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 55/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 45664 m, 877 m/sec, 90358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 60/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 50007 m, 868 m/sec, 99025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 65/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 54599 m, 918 m/sec, 108185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 70/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 59987 m, 1077 m/sec, 118956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 75/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 64980 m, 998 m/sec, 129078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 80/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 70174 m, 1038 m/sec, 139377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 85/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 74859 m, 937 m/sec, 148724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 90/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 79975 m, 1023 m/sec, 158960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 95/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 86187 m, 1242 m/sec, 171522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 100/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 92228 m, 1208 m/sec, 183692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 105/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 98018 m, 1158 m/sec, 195358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 110/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 103008 m, 998 m/sec, 205375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 115/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 108961 m, 1190 m/sec, 217401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 120/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 115031 m, 1214 m/sec, 229685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 125/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 122934 m, 1580 m/sec, 245769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 130/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 128567 m, 1126 m/sec, 257148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 135/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 136607 m, 1608 m/sec, 273578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 140/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 142775 m, 1233 m/sec, 286020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 145/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 148373 m, 1119 m/sec, 297360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 150/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 153884 m, 1102 m/sec, 308444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 155/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 160744 m, 1372 m/sec, 322410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 160/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 166024 m, 1056 m/sec, 333004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 165/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 171309 m, 1057 m/sec, 343648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 170/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 176667 m, 1071 m/sec, 354452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 175/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 182713 m, 1209 m/sec, 366715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 180/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 190205 m, 1498 m/sec, 382022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 185/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 198087 m, 1576 m/sec, 398088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 190/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 209279 m, 2238 m/sec, 421028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 195/305 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 217097 m, 1563 m/sec, 436972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 200/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 224334 m, 1447 m/sec, 451724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 205/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 232531 m, 1639 m/sec, 468481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 210/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 243654 m, 2224 m/sec, 491310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 215/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 254919 m, 2253 m/sec, 514401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 220/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 266045 m, 2225 m/sec, 537211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 225/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 272797 m, 1350 m/sec, 550992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 230/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 278049 m, 1050 m/sec, 561610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 235/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 284723 m, 1334 m/sec, 575221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 240/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 294827 m, 2020 m/sec, 595911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 245/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 300005 m, 1035 m/sec, 606410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 250/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 305632 m, 1125 m/sec, 617784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 255/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 312695 m, 1412 m/sec, 632208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 260/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 317728 m, 1006 m/sec, 642626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 265/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 322944 m, 1043 m/sec, 653268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 270/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 328332 m, 1077 m/sec, 664278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 275/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 334193 m, 1172 m/sec, 676192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 280/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 341947 m, 1550 m/sec, 692361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 285/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 349389 m, 1488 m/sec, 707750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 290/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 358808 m, 1883 m/sec, 727281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 295/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 367007 m, 1639 m/sec, 744124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 300/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 375071 m, 1612 m/sec, 760661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 305/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 382027 m, 1391 m/sec, 775044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 3 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 37 GlobalResAllocation-PT-05-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 305 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 GlobalResAllocation-PT-05-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 2745 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 2840 m, -75837 m/sec, 5558 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 5/305 1/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 124148 m, 24829 m/sec, 488429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 6830 m, 798 m/sec, 13407 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 10/274 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 264241 m, 28018 m/sec, 1038823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 10694 m, 772 m/sec, 21007 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 15/274 2/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 408380 m, 28827 m/sec, 1614746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 14349 m, 731 m/sec, 28215 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 20/274 3/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 555171 m, 29358 m/sec, 2203374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 25/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 18143 m, 758 m/sec, 35697 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 25/274 4/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 707430 m, 30451 m/sec, 2822261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 30/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 22128 m, 797 m/sec, 43598 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 30/274 4/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 863818 m, 31277 m/sec, 3461143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 35/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 26487 m, 871 m/sec, 52281 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 35/274 5/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 1020967 m, 31429 m/sec, 4109893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 40/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 31187 m, 940 m/sec, 61634 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 40/274 6/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 1179692 m, 31745 m/sec, 4770584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 45/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 35989 m, 960 m/sec, 71147 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 45/274 6/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 1339803 m, 32022 m/sec, 5447159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 50/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 39910 m, 784 m/sec, 78936 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 50/274 7/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 1501131 m, 32265 m/sec, 6139491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 55/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 43775 m, 773 m/sec, 86595 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 55/274 8/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 1665315 m, 32836 m/sec, 6847108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 60/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 48173 m, 879 m/sec, 95366 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 60/274 9/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 1825771 m, 32091 m/sec, 7551094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 65/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 52441 m, 853 m/sec, 103893 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 65/274 9/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 1990602 m, 32966 m/sec, 8271910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 70/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 56745 m, 860 m/sec, 112480 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 70/274 10/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 2154341 m, 32747 m/sec, 8996263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 75/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 62057 m, 1062 m/sec, 123177 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 75/274 11/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 2319156 m, 32963 m/sec, 9726990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 80/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 66348 m, 858 m/sec, 131765 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 80/274 11/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 2484418 m, 33052 m/sec, 10463637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 85/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 71436 m, 1017 m/sec, 141895 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 85/274 12/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 2649871 m, 33090 m/sec, 11208224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 90/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 76279 m, 968 m/sec, 151568 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 90/274 13/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 2818585 m, 33742 m/sec, 11958460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 95/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 81038 m, 951 m/sec, 161087 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 95/274 14/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 2983972 m, 33077 m/sec, 12712299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 100/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 87296 m, 1251 m/sec, 173773 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 100/274 14/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 3153638 m, 33933 m/sec, 13479418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 105/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 93678 m, 1276 m/sec, 186625 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 105/274 15/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 3323518 m, 33976 m/sec, 14255890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 110/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 98749 m, 1014 m/sec, 196827 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 110/274 16/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 3492692 m, 33834 m/sec, 15037166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 115/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 103737 m, 997 m/sec, 206843 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 115/274 17/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 3662984 m, 34058 m/sec, 15825720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 120/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 109645 m, 1181 m/sec, 218779 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 120/274 17/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 3831780 m, 33759 m/sec, 16601597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 125/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 116224 m, 1315 m/sec, 232135 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 125/274 18/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 4003485 m, 34341 m/sec, 17395910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 130/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 123523 m, 1459 m/sec, 246956 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 130/274 19/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 4176424 m, 34587 m/sec, 18200657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 135/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 129929 m, 1281 m/sec, 259945 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 135/274 20/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 4346718 m, 34058 m/sec, 18990876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 140/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 137034 m, 1421 m/sec, 274420 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 140/274 20/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 4520370 m, 34730 m/sec, 19797775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 145/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 143836 m, 1360 m/sec, 288225 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 145/274 21/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 4692844 m, 34494 m/sec, 20608209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 150/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 148726 m, 978 m/sec, 298056 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 150/274 22/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 4863742 m, 34179 m/sec, 21414010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 155/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 154462 m, 1147 m/sec, 309618 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 155/274 23/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 5035376 m, 34326 m/sec, 22207636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 160/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 160967 m, 1301 m/sec, 322867 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 160/274 23/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 5206424 m, 34209 m/sec, 23007874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 165/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 166437 m, 1094 m/sec, 333833 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 165/274 24/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 5381260 m, 34967 m/sec, 23818759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 170/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 171450 m, 1002 m/sec, 343927 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 170/274 25/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 5558101 m, 35368 m/sec, 24634836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 175/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 176866 m, 1083 m/sec, 354842 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 175/274 26/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 5732071 m, 34794 m/sec, 25451152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 180/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 183218 m, 1270 m/sec, 367741 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 180/274 26/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 5905557 m, 34697 m/sec, 26265955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 185/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 190463 m, 1449 m/sec, 382523 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 185/274 27/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 6078969 m, 34682 m/sec, 27080252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 190/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 199055 m, 1718 m/sec, 400099 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 190/274 28/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 6254997 m, 35205 m/sec, 27909675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 195/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 209939 m, 2176 m/sec, 422393 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 195/274 29/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 6428654 m, 34731 m/sec, 28725727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 200/2745 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 217320 m, 1476 m/sec, 437437 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 200/274 30/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 6603327 m, 34934 m/sec, 29552305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 205/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 224468 m, 1429 m/sec, 451995 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 205/274 30/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 6777149 m, 34764 m/sec, 30379414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 210/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 233022 m, 1710 m/sec, 469503 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 210/274 31/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 6951509 m, 34872 m/sec, 31205107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 215/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 243438 m, 2083 m/sec, 490864 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 215/274 32/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 7126220 m, 34942 m/sec, 32036422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 220/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 254426 m, 2197 m/sec, 513397 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 220/274 33/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 7300756 m, 34907 m/sec, 32873588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 225/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 264600 m, 2034 m/sec, 534238 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 225/274 33/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 7478663 m, 35581 m/sec, 33722420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 230/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 271873 m, 1454 m/sec, 549124 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 230/274 34/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 7652667 m, 34800 m/sec, 34563718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 235/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 277071 m, 1039 m/sec, 559645 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 235/274 35/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 7832254 m, 35917 m/sec, 35438217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 240/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 282573 m, 1100 m/sec, 570800 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 240/274 36/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 8009337 m, 35416 m/sec, 36297291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 245/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 292357 m, 1956 m/sec, 590856 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 245/274 36/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 8183804 m, 34893 m/sec, 37155889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 250/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 298280 m, 1184 m/sec, 602943 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 250/274 37/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 8362559 m, 35751 m/sec, 38040194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 255/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 303389 m, 1021 m/sec, 613247 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 255/274 38/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 8541657 m, 35819 m/sec, 38915073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 260/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 309095 m, 1141 m/sec, 624778 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 260/274 39/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 8719684 m, 35605 m/sec, 39786298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 265/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 315363 m, 1253 m/sec, 637747 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 265/274 39/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 8895774 m, 35218 m/sec, 40663878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 270/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 320227 m, 972 m/sec, 647769 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 270/274 40/2000 GlobalResAllocation-PT-05-CTLCardinality-2024-11 9078444 m, 36534 m/sec, 41570609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 1 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 275/2745 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 325275 m, 1009 m/sec, 658016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 37 GlobalResAllocation-PT-05-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 2470 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 280/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 330440 m, 1033 m/sec, 668566 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 5/2470 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-11 124098 m, -1790869 m/sec, 488228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 285/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 335324 m, 976 m/sec, 678547 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 10/247 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-11 264317 m, 28043 m/sec, 1038943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 290/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 342376 m, 1410 m/sec, 693226 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 15/247 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-11 408610 m, 28858 m/sec, 1615549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 295/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 349389 m, 1402 m/sec, 707750 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 20/247 3/5 GlobalResAllocation-PT-05-CTLCardinality-2024-11 555287 m, 29335 m/sec, 2203810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 300/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 357932 m, 1708 m/sec, 725493 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 25/247 4/5 GlobalResAllocation-PT-05-CTLCardinality-2024-11 707799 m, 30502 m/sec, 2823611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 305/305 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 366403 m, 1694 m/sec, 742877 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 30/247 4/5 GlobalResAllocation-PT-05-CTLCardinality-2024-11 864708 m, 31381 m/sec, 3464746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 35/247 5/5 GlobalResAllocation-PT-05-CTLCardinality-2024-11 1022024 m, 31463 m/sec, 4114511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 GlobalResAllocation-PT-05-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 2435 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/2435 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 2554 m, -72769 m/sec, 5010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 6265 m, 742 m/sec, 12299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 10265 m, 800 m/sec, 20171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 13727 m, 692 m/sec, 26987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 25/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 17517 m, 758 m/sec, 34466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 30/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 21470 m, 790 m/sec, 42299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 35/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 25650 m, 836 m/sec, 50613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 40/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 30217 m, 913 m/sec, 59711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 45/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 34758 m, 908 m/sec, 68710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 50/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 38826 m, 813 m/sec, 76768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 55/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 42986 m, 832 m/sec, 85045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 60/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 47022 m, 807 m/sec, 93061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 65/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 51266 m, 848 m/sec, 101546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 70/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 55737 m, 894 m/sec, 110475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 75/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 60956 m, 1043 m/sec, 120930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 80/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 65649 m, 938 m/sec, 130379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 85/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 70966 m, 1063 m/sec, 140952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 90/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 75553 m, 917 m/sec, 150115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 95/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 80583 m, 1006 m/sec, 160182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 100/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 86592 m, 1201 m/sec, 172351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 105/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 92373 m, 1156 m/sec, 183988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 110/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 97967 m, 1118 m/sec, 195258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 115/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 102718 m, 950 m/sec, 204784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 120/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 108209 m, 1098 m/sec, 215859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 125/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 114084 m, 1175 m/sec, 227770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 130/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 122295 m, 1642 m/sec, 244471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 135/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 127866 m, 1114 m/sec, 255744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 140/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 135757 m, 1578 m/sec, 271875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 145/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 140889 m, 1026 m/sec, 282164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 150/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 147028 m, 1227 m/sec, 294653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 155/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 152263 m, 1047 m/sec, 305187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 160/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 157925 m, 1132 m/sec, 316606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 165/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 164174 m, 1249 m/sec, 329293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 170/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 169215 m, 1008 m/sec, 339413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 175/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 174366 m, 1030 m/sec, 349810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 180/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 179737 m, 1074 m/sec, 360654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 185/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 186065 m, 1265 m/sec, 373562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 190/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 193593 m, 1505 m/sec, 388933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 195/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 203732 m, 2027 m/sec, 409675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 200/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 213807 m, 2015 m/sec, 430349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 205/270 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 219639 m, 1166 m/sec, 442118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 210/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 227629 m, 1598 m/sec, 458456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 215/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 236988 m, 1871 m/sec, 477599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 220/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 247010 m, 2004 m/sec, 498154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 225/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 258784 m, 2354 m/sec, 522336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 230/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 269159 m, 2075 m/sec, 543581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 235/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 274102 m, 988 m/sec, 553634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 240/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 279359 m, 1051 m/sec, 564271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 245/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 286690 m, 1466 m/sec, 579272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 250/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 295527 m, 1767 m/sec, 597345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 255/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 300691 m, 1032 m/sec, 607796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 260/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 305845 m, 1030 m/sec, 618199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 265/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 312844 m, 1399 m/sec, 632499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 270/270 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 317698 m, 970 m/sec, 642543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 37 GlobalResAllocation-PT-05-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 270 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 GlobalResAllocation-PT-05-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 2160 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 92
[[35mlola[0m][I] fired transitions : 92
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 3011 m, -62937 m/sec, 5901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 6904 m, 778 m/sec, 13556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 10721 m, 763 m/sec, 21053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 14438 m, 743 m/sec, 28390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 25/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 18391 m, 790 m/sec, 36183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 30/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 22699 m, 861 m/sec, 44744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 35/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 26938 m, 847 m/sec, 53174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 40/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 31637 m, 939 m/sec, 62516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 45/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 36644 m, 1001 m/sec, 72444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 50/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 40584 m, 788 m/sec, 80279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 55/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 44559 m, 795 m/sec, 88160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 60/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 48781 m, 844 m/sec, 96568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 65/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 53291 m, 902 m/sec, 105579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 70/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 58663 m, 1074 m/sec, 116331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 75/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 63588 m, 985 m/sec, 126254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 80/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 68162 m, 914 m/sec, 135367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 85/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 73132 m, 994 m/sec, 145264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 90/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 78169 m, 1007 m/sec, 155350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 95/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 83059 m, 978 m/sec, 165169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 100/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 89085 m, 1205 m/sec, 177369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 105/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 95981 m, 1379 m/sec, 191261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 110/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 100637 m, 931 m/sec, 200604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 115/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 105829 m, 1038 m/sec, 211060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 120/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 111666 m, 1167 m/sec, 222870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 125/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 118864 m, 1439 m/sec, 237446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 130/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 124915 m, 1210 m/sec, 249756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 135/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 133644 m, 1745 m/sec, 267619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 140/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 138855 m, 1042 m/sec, 278102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 145/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 145284 m, 1285 m/sec, 291154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 150/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 150574 m, 1058 m/sec, 301782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 155/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 156053 m, 1095 m/sec, 312812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 160/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 162800 m, 1349 m/sec, 326551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 165/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 168275 m, 1095 m/sec, 337527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 170/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 173025 m, 950 m/sec, 347096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 175/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 178768 m, 1148 m/sec, 358687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 180/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 184824 m, 1211 m/sec, 370992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 185/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 192890 m, 1613 m/sec, 387506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 190/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 201847 m, 1791 m/sec, 405806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 195/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 211827 m, 1996 m/sec, 426236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 200/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 218793 m, 1393 m/sec, 440411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 205/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 225608 m, 1363 m/sec, 454298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 210/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 235454 m, 1969 m/sec, 474462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 215/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 245920 m, 2093 m/sec, 495941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 220/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 257076 m, 2231 m/sec, 518819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 225/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 268807 m, 2346 m/sec, 542887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 230/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 273689 m, 976 m/sec, 552790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 235/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 278776 m, 1017 m/sec, 563083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 240/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 285746 m, 1394 m/sec, 577320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 245/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 295156 m, 1882 m/sec, 596576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 250/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 300654 m, 1099 m/sec, 607729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 255/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 305915 m, 1052 m/sec, 618339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 260/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 312943 m, 1405 m/sec, 632722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 265/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 317814 m, 974 m/sec, 642798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 270/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 322972 m, 1031 m/sec, 653339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 275/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 328316 m, 1068 m/sec, 664245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 280/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 334096 m, 1156 m/sec, 675994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 285/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 341563 m, 1493 m/sec, 691551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 290/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 348645 m, 1416 m/sec, 706182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 295/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 357744 m, 1819 m/sec, 725102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 300/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 366215 m, 1694 m/sec, 742502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 305/308 2/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 373457 m, 1448 m/sec, 757336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 GlobalResAllocation-PT-05-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 308 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 GlobalResAllocation-PT-05-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 1850 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for GlobalResAllocation-PT-05-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 2238 m, -74243 m/sec, 4377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 5292 m, 610 m/sec, 10386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 8401 m, 621 m/sec, 16485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 11387 m, 597 m/sec, 22366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 25/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 14475 m, 617 m/sec, 28462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 30/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 17811 m, 667 m/sec, 35043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 35/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 21313 m, 700 m/sec, 41981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 40/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 24532 m, 643 m/sec, 48377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 45/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 28213 m, 736 m/sec, 55710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 50/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 32317 m, 820 m/sec, 63873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 55/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 36243 m, 785 m/sec, 71658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 60/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 39264 m, 604 m/sec, 77650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 65/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 41673 m, 481 m/sec, 82435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-01: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-03: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-05-CTLCardinality-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-11: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-08: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-05-CTLCardinality-2024-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 70/308 1/5 GlobalResAllocation-PT-05-CTLCardinality-2024-05 43732 m, 411 m/sec, 86518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-05"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-PT-05, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605800689"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-05.tgz
mv GlobalResAllocation-PT-05 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;