About the Execution of LoLA for GlobalResAllocation-PT-03
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 10405.264 | 67351.00 | 221675.00 | 145.00 | FFFTTTTFFTTTFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605800687.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GlobalResAllocation-PT-03, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605800687
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 26M
-rw-r--r-- 1 mcc users 18K Apr 12 14:16 CTLCardinality.txt
-rw-r--r-- 1 mcc users 125K Apr 12 14:16 CTLCardinality.xml
-rw-r--r-- 1 mcc users 969K Apr 12 13:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 4.0M Apr 12 13:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 11K Apr 22 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 46K Apr 22 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 415K Apr 22 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.3M Apr 22 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 25K Apr 12 17:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 144K Apr 12 17:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.5M Apr 12 16:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 11M Apr 12 16:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.7K Apr 22 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 5.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-00
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-01
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-02
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-03
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-04
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-05
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-06
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-07
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-08
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-09
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-10
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-11
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-12
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-13
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-14
FORMULA_NAME GlobalResAllocation-PT-03-ReachabilityFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717079307321
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG false findpath[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF false state space[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF false state space[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG true state space[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF false state space[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 67 secs. Pages in use: 1
BK_STOP 1717079374672
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 GlobalResAllocation-PT-03-ReachabilityFireability-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 GlobalResAllocation-PT-03-ReachabilityFireability-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 15 GlobalResAllocation-PT-03-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type FNDP) for 15 GlobalResAllocation-PT-03-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 15 GlobalResAllocation-PT-03-ReachabilityFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type FNDP) for 12 GlobalResAllocation-PT-03-ReachabilityFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 EF FNDP 4/357 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-05 1 attempts, .
[[35mlola[0m][.] 52 EF STEQ 4/397 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-05 sara not yet started (preprocessing).
[[35mlola[0m][.] 53 EF EXCL 4/256 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-05 1326 m, 265 m/sec, 2482 t fired, .
[[35mlola[0m][.] 62 EF FNDP 4/397 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-04 1 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6241
[[35mlola[0m][I] fired transitions : 87142
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 50 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 52 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 95 (type EXCL) for 39 GlobalResAllocation-PT-03-ReachabilityFireability-2024-13
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type FNDP) for 3 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 3 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 95 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3846
[[35mlola[0m][I] fired transitions : 18174
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 91 (type EXCL) for 30 GlobalResAllocation-PT-03-ReachabilityFireability-2024-10
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 91 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1468
[[35mlola[0m][I] fired transitions : 8232
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 87 (type EXCL) for 42 GlobalResAllocation-PT-03-ReachabilityFireability-2024-14
[[35mlola[0m][I] time limit : 325 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 87 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2352
[[35mlola[0m][I] fired transitions : 12132
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 86 (type EXCL) for 36 GlobalResAllocation-PT-03-ReachabilityFireability-2024-12
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 86 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2352
[[35mlola[0m][I] fired transitions : 12132
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 99 (type EXCL) for 27 GlobalResAllocation-PT-03-ReachabilityFireability-2024-09
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 99 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3846
[[35mlola[0m][I] fired transitions : 18174
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for 33 GlobalResAllocation-PT-03-ReachabilityFireability-2024-11
[[35mlola[0m][I] time limit : 447 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5247
[[35mlola[0m][I] fired transitions : 36737
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 9 GlobalResAllocation-PT-03-ReachabilityFireability-2024-03
[[35mlola[0m][I] time limit : 511 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 EF FNDP 4/715 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 --
[[35mlola[0m][.] 61 EF EXCL 3/511 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-03 2312 m, 462 m/sec, 6017 t fired, .
[[35mlola[0m][.] 62 EF FNDP 9/890 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-04 1 attempts, .
[[35mlola[0m][.] 67 EF STEQ 4/715 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6320
[[35mlola[0m][I] fired transitions : 98268
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 12 GlobalResAllocation-PT-03-ReachabilityFireability-2024-04
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5998
[[35mlola[0m][I] fired transitions : 73005
[[35mlola[0m][I] time used : 4
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 18 GlobalResAllocation-PT-03-ReachabilityFireability-2024-06
[[35mlola[0m][I] time limit : 714 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 0 GlobalResAllocation-PT-03-ReachabilityFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 14
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF EXCL 0/714 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-06 --
[[35mlola[0m][.] 59 EF FNDP 9/1185 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 --
[[35mlola[0m][.] 67 EF STEQ 9/1185 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 0/893 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-00 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF EXCL 5/714 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-06 --
[[35mlola[0m][.] 59 EF FNDP 14/1184 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 1 attempts, .
[[35mlola[0m][.] 67 EF STEQ 14/1184 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 71 EF FNDP 5/892 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-00 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 76 (type FNDP) for 6 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF 0 3 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 EF EXCL 10/893 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-06 4763 m, 952 m/sec, 19525 t fired, .
[[35mlola[0m][.] 59 EF FNDP 19/1777 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 1 attempts, .
[[35mlola[0m][.] 67 EF STEQ 19/1180 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF FNDP 5/1189 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6320
[[35mlola[0m][I] fired transitions : 110742
[[35mlola[0m][I] time used : 11
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 21 GlobalResAllocation-PT-03-ReachabilityFireability-2024-07
[[35mlola[0m][I] time limit : 1187 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3858
[[35mlola[0m][I] fired transitions : 53946
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 6 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02
[[35mlola[0m][I] time limit : 1780 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF false state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 EF FNDP 24/3560 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 1 attempts, .
[[35mlola[0m][.] 67 EF STEQ 24/3560 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF FNDP 10/1776 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 --
[[35mlola[0m][.] 80 EF EXCL 2/1780 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF false state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 1 2 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 EF FNDP 29/3558 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 1 attempts, .
[[35mlola[0m][.] 67 EF STEQ 29/3558 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 sara not yet started (preprocessing).
[[35mlola[0m][.] 76 EF FNDP 15/1774 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 1 attempts, .
[[35mlola[0m][.] 80 EF EXCL 7/1780 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 6 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF false state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF 0 0 3 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 EF FNDP 34/3582 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 1 attempts, .
[[35mlola[0m][.] 76 EF FNDP 20/3568 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 1 attempts, .
[[35mlola[0m][.] 79 EF STEQ 4/3552 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 sara not yet started (preprocessing).
[[35mlola[0m][.] 80 EF EXCL 12/1780 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6320
[[35mlola[0m][I] fired transitions : 116178
[[35mlola[0m][I] time used : 17
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 76 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 (obsolete)
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 68 (type EXCL) for 3 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01
[[35mlola[0m][I] time limit : 3543 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 76 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 25
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF false state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 EF FNDP 39/3582 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 1 attempts, .
[[35mlola[0m][.] 68 EF EXCL 0/3543 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF false state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 EF FNDP 44/3582 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 1 attempts, .
[[35mlola[0m][.] 68 EF EXCL 5/3543 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-02
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-02: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-03: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-04: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-05: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-06: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-07: EF false state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-09: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-10: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-11: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-12: EF false state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-13: AG true state space[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-PT-03-ReachabilityFireability-2024-14: AG true state space[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-PT-03-ReachabilityFireability-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-PT-03-ReachabilityFireability-2024-01: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 EF FNDP 49/3582 0/5 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 1 attempts, .
[[35mlola[0m][.] 68 EF EXCL 10/3543 1/2000 GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 6305 m, 1261 m/sec, 100129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 68 (type EXCL) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6320
[[35mlola[0m][I] fired transitions : 113959
[[35mlola[0m][I] time used : 10
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 59 (type FNDP) for GlobalResAllocation-PT-03-ReachabilityFireability-2024-01 (obsolete)
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-PT-03"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-PT-03, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605800687"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-PT-03.tgz
mv GlobalResAllocation-PT-03 execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;