About the Execution of LoLA for GlobalResAllocation-COL-07
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 343212.00 | 0.00 | 0.00 | ?????F?????TF??? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605700651.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GlobalResAllocation-COL-07, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605700651
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 468K
-rw-r--r-- 1 mcc users 6.4K Apr 12 08:59 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Apr 12 08:59 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Apr 12 08:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 12 08:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 08:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Apr 12 08:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Apr 12 08:59 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 96K Apr 12 08:59 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 28K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-00
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-01
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-02
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-03
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-04
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-05
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-06
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-07
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-08
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-09
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-10
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-11
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-12
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-13
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-14
FORMULA_NAME GlobalResAllocation-COL-07-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717073397142
FORMULA GlobalResAllocation-COL-07-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-07-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-07-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717073740354
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 19 (type SKEL/CNST) for 15 GlobalResAllocation-COL-07-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 19 (type SKEL/CNST) for GlobalResAllocation-COL-07-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/CNST) for 52 GlobalResAllocation-COL-07-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/CNST) for GlobalResAllocation-COL-07-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/FNDP) for 66 GlobalResAllocation-COL-07-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[*** LOG ERROR #0001 ***] [2024-05-30 12:49:57] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/EQUN) for 66 GlobalResAllocation-COL-07-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 66 GlobalResAllocation-COL-07-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 84 (type SKEL/FNDP) for 35 GlobalResAllocation-COL-07-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/SRCH) for GlobalResAllocation-COL-07-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 78 (type FNDP) for GlobalResAllocation-COL-07-LTLCardinality-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for GlobalResAllocation-COL-07-LTLCardinality-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 85 (type SKEL/EQUN) for 35 GlobalResAllocation-COL-07-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 86 (type SKEL/SRCH) for 35 GlobalResAllocation-COL-07-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/FNDP) for GlobalResAllocation-COL-07-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 84 (type SKEL/FNDP) for GlobalResAllocation-COL-07-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 85 (type EQUN) for GlobalResAllocation-COL-07-LTLCardinality-09 (obsolete)
[[35mlola[0m][W] CANCELED task # 86 (type SRCH) for GlobalResAllocation-COL-07-LTLCardinality-09 (obsolete)
[[35mlola[0m][I] Places: 133, Transitions: 291067
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/EQUN) for GlobalResAllocation-COL-07-LTLCardinality-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 85 (type SKEL/EQUN) for GlobalResAllocation-COL-07-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 5 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] LAUNCH task # 91 (type SKEL/SRCH) for 49 GlobalResAllocation-COL-07-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 92 (type SKEL/SRCH) for 42 GlobalResAllocation-COL-07-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 91 (type SKEL/SRCH) for GlobalResAllocation-COL-07-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 93 (type SKEL/SRCH) for 69 GlobalResAllocation-COL-07-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 93 (type SKEL/SRCH) for GlobalResAllocation-COL-07-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 92 (type SKEL/SRCH) for GlobalResAllocation-COL-07-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 72
[[35mlola[0m][I] fired transitions : 99
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-05: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-07-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-07-LTLCardinality-12: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-09: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-14: AG 0 0 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-07-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-COL-07"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-COL-07, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605700651"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-COL-07.tgz
mv GlobalResAllocation-COL-07 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;