About the Execution of LoLA for GlobalResAllocation-COL-05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16177.016 | 504265.00 | 1098266.00 | 1009.40 | FF????????????F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605700636.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GlobalResAllocation-COL-05, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605700636
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 8.6K Apr 12 14:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Apr 12 14:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Apr 12 14:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K Apr 12 14:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 12 22:00 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Apr 12 22:00 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 12 21:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Apr 12 21:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 28K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-00
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-01
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-02
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-03
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-04
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-05
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-06
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-07
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-08
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-09
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-10
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-11
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-12
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-13
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-14
FORMULA_NAME GlobalResAllocation-COL-05-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717070235195
FORMULA GlobalResAllocation-COL-05-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717070739460
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/FNDP) for 35 GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/EQUN) for 35 GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 35 GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for GlobalResAllocation-COL-05-LTLFireability-09 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for GlobalResAllocation-COL-05-LTLFireability-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/FNDP) for 25 GlobalResAllocation-COL-05-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/EQUN) for 25 GlobalResAllocation-COL-05-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 25 GlobalResAllocation-COL-05-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Places: 75, Transitions: 56105
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for GlobalResAllocation-COL-05-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for GlobalResAllocation-COL-05-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for GlobalResAllocation-COL-05-LTLFireability-07 (obsolete)
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/FNDP) for GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/FNDP) for GlobalResAllocation-COL-05-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/EQUN) for GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/EQUN) for GlobalResAllocation-COL-05-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 5 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] LAUNCH task # 74 (type SKEL/SRCH) for 0 GlobalResAllocation-COL-05-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type SKEL/SRCH) for GlobalResAllocation-COL-05-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-30 12:02:11] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 GlobalResAllocation-COL-05-LTLFireability-01
[[35mlola[0m][I] time limit : 183 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for GlobalResAllocation-COL-05-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 18
[[35mlola[0m][I] fired transitions : 18
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 GlobalResAllocation-COL-05-LTLFireability-14
[[35mlola[0m][I] time limit : 194 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 22 GlobalResAllocation-COL-05-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 1/194 1/2000 GlobalResAllocation-COL-05-LTLFireability-14 1807 m, 361 m/sec, 2031 t fired, .
[[35mlola[0m][.] 79 EF STEQ 0/3300 0/5 GlobalResAllocation-COL-05-LTLFireability-06 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for GlobalResAllocation-COL-05-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 6/194 1/2000 GlobalResAllocation-COL-05-LTLFireability-14 22360 m, 4110 m/sec, 25426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for GlobalResAllocation-COL-05-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30882
[[35mlola[0m][I] fired transitions : 36701
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 51 GlobalResAllocation-COL-05-LTLFireability-13
[[35mlola[0m][I] time limit : 205 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for GlobalResAllocation-COL-05-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1926
[[35mlola[0m][I] fired transitions : 1925
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 GlobalResAllocation-COL-05-LTLFireability-12
[[35mlola[0m][I] time limit : 219 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 3/219 1/2000 GlobalResAllocation-COL-05-LTLFireability-12 28183 m, 5636 m/sec, 71960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 35 GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 8/219 1/2000 GlobalResAllocation-COL-05-LTLFireability-12 80374 m, 10438 m/sec, 224380 t fired, .
[[35mlola[0m][.] 84 EF STEQ 1/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 13/219 1/2000 GlobalResAllocation-COL-05-LTLFireability-12 133461 m, 10617 m/sec, 396284 t fired, .
[[35mlola[0m][.] 84 EF STEQ 6/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 18/219 2/2000 GlobalResAllocation-COL-05-LTLFireability-12 191171 m, 11542 m/sec, 596670 t fired, .
[[35mlola[0m][.] 84 EF STEQ 11/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 23/219 2/2000 GlobalResAllocation-COL-05-LTLFireability-12 248604 m, 11486 m/sec, 807513 t fired, .
[[35mlola[0m][.] 84 EF STEQ 16/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 28/219 3/2000 GlobalResAllocation-COL-05-LTLFireability-12 299140 m, 10107 m/sec, 997617 t fired, .
[[35mlola[0m][.] 84 EF STEQ 21/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 33/219 3/2000 GlobalResAllocation-COL-05-LTLFireability-12 381067 m, 16385 m/sec, 1317710 t fired, .
[[35mlola[0m][.] 84 EF STEQ 26/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 38/219 4/2000 GlobalResAllocation-COL-05-LTLFireability-12 487373 m, 21261 m/sec, 1751256 t fired, .
[[35mlola[0m][.] 84 EF STEQ 31/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 43/219 4/2000 GlobalResAllocation-COL-05-LTLFireability-12 593434 m, 21212 m/sec, 2195451 t fired, .
[[35mlola[0m][.] 84 EF STEQ 36/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 48/219 5/2000 GlobalResAllocation-COL-05-LTLFireability-12 699594 m, 21232 m/sec, 2649332 t fired, .
[[35mlola[0m][.] 84 EF STEQ 41/3286 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 53/219 6/2000 GlobalResAllocation-COL-05-LTLFireability-12 806091 m, 21299 m/sec, 3119147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 58/219 7/2000 GlobalResAllocation-COL-05-LTLFireability-12 912269 m, 21235 m/sec, 3598424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 63/219 7/2000 GlobalResAllocation-COL-05-LTLFireability-12 1019029 m, 21352 m/sec, 4088237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 68/219 8/2000 GlobalResAllocation-COL-05-LTLFireability-12 1125685 m, 21331 m/sec, 4589722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 73/219 9/2000 GlobalResAllocation-COL-05-LTLFireability-12 1232260 m, 21315 m/sec, 5098546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 1 0 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 78/219 9/2000 GlobalResAllocation-COL-05-LTLFireability-12 1340112 m, 21570 m/sec, 5619134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 86 (type FNDP) for 35 GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 87 (type EQUN) for 35 GlobalResAllocation-COL-05-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 83/219 10/2000 GlobalResAllocation-COL-05-LTLFireability-12 1447570 m, 21491 m/sec, 6146101 t fired, .
[[35mlola[0m][.] 86 EF FNDP 3/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 3/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 88/219 11/2000 GlobalResAllocation-COL-05-LTLFireability-12 1555663 m, 21618 m/sec, 6676866 t fired, .
[[35mlola[0m][.] 86 EF FNDP 8/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 8/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 93/219 12/2000 GlobalResAllocation-COL-05-LTLFireability-12 1663194 m, 21506 m/sec, 7215299 t fired, .
[[35mlola[0m][.] 86 EF FNDP 13/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 13/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 98/219 12/2000 GlobalResAllocation-COL-05-LTLFireability-12 1770485 m, 21458 m/sec, 7757090 t fired, .
[[35mlola[0m][.] 86 EF FNDP 18/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 18/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 103/219 13/2000 GlobalResAllocation-COL-05-LTLFireability-12 1878532 m, 21609 m/sec, 8308307 t fired, .
[[35mlola[0m][.] 86 EF FNDP 23/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 23/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 108/219 14/2000 GlobalResAllocation-COL-05-LTLFireability-12 1986883 m, 21670 m/sec, 8868543 t fired, .
[[35mlola[0m][.] 86 EF FNDP 28/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 28/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 113/219 14/2000 GlobalResAllocation-COL-05-LTLFireability-12 2094869 m, 21597 m/sec, 9427405 t fired, .
[[35mlola[0m][.] 86 EF FNDP 33/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 33/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 118/219 15/2000 GlobalResAllocation-COL-05-LTLFireability-12 2202404 m, 21507 m/sec, 9984400 t fired, .
[[35mlola[0m][.] 86 EF FNDP 38/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 38/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 123/219 16/2000 GlobalResAllocation-COL-05-LTLFireability-12 2309248 m, 21368 m/sec, 10548466 t fired, .
[[35mlola[0m][.] 86 EF FNDP 43/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 43/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 128/219 16/2000 GlobalResAllocation-COL-05-LTLFireability-12 2416575 m, 21465 m/sec, 11119176 t fired, .
[[35mlola[0m][.] 86 EF FNDP 48/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 48/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 133/219 17/2000 GlobalResAllocation-COL-05-LTLFireability-12 2524283 m, 21541 m/sec, 11693252 t fired, .
[[35mlola[0m][.] 86 EF FNDP 53/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 53/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 138/219 18/2000 GlobalResAllocation-COL-05-LTLFireability-12 2631309 m, 21405 m/sec, 12273747 t fired, .
[[35mlola[0m][.] 86 EF FNDP 58/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 58/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 143/219 19/2000 GlobalResAllocation-COL-05-LTLFireability-12 2738968 m, 21531 m/sec, 12856829 t fired, .
[[35mlola[0m][.] 86 EF FNDP 63/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 63/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 148/219 19/2000 GlobalResAllocation-COL-05-LTLFireability-12 2846196 m, 21445 m/sec, 13438382 t fired, .
[[35mlola[0m][.] 86 EF FNDP 68/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 68/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 153/219 20/2000 GlobalResAllocation-COL-05-LTLFireability-12 2952796 m, 21320 m/sec, 14027082 t fired, .
[[35mlola[0m][.] 86 EF FNDP 73/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 73/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 158/219 21/2000 GlobalResAllocation-COL-05-LTLFireability-12 3060895 m, 21619 m/sec, 14608982 t fired, .
[[35mlola[0m][.] 86 EF FNDP 78/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 78/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 163/219 21/2000 GlobalResAllocation-COL-05-LTLFireability-12 3168339 m, 21488 m/sec, 15201639 t fired, .
[[35mlola[0m][.] 86 EF FNDP 83/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 83/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 168/219 22/2000 GlobalResAllocation-COL-05-LTLFireability-12 3275880 m, 21508 m/sec, 15799978 t fired, .
[[35mlola[0m][.] 86 EF FNDP 88/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 88/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 173/219 23/2000 GlobalResAllocation-COL-05-LTLFireability-12 3382527 m, 21329 m/sec, 16398413 t fired, .
[[35mlola[0m][.] 86 EF FNDP 93/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 93/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 178/219 24/2000 GlobalResAllocation-COL-05-LTLFireability-12 3489572 m, 21409 m/sec, 16997828 t fired, .
[[35mlola[0m][.] 86 EF FNDP 98/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 98/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 183/219 24/2000 GlobalResAllocation-COL-05-LTLFireability-12 3538921 m, 9869 m/sec, 17282245 t fired, .
[[35mlola[0m][.] 86 EF FNDP 103/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 103/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 188/219 24/2000 GlobalResAllocation-COL-05-LTLFireability-12 3588419 m, 9899 m/sec, 17563448 t fired, .
[[35mlola[0m][.] 86 EF FNDP 108/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 108/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-00: CONJ false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-06: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-07: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-09: CONJ 0 2 2 0 5 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-13: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 193/219 24/2000 GlobalResAllocation-COL-05-LTLFireability-12 3637576 m, 9831 m/sec, 17840467 t fired, .
[[35mlola[0m][.] 86 EF FNDP 113/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 --
[[35mlola[0m][.] 87 EF STEQ 113/3213 0/5 GlobalResAllocation-COL-05-LTLFireability-09 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-COL-05"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-COL-05, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605700636"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-COL-05.tgz
mv GlobalResAllocation-COL-05 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;