About the Execution of LoLA for GlobalResAllocation-COL-05
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 14069.960 | 3600000.00 | 7468554.00 | 6438.10 | T??FT??FT???TFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605700633.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GlobalResAllocation-COL-05, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605700633
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 516K
-rw-r--r-- 1 mcc users 8.6K Apr 12 14:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Apr 12 14:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.5K Apr 12 14:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K Apr 12 14:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:47 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:47 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:47 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 12 22:00 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Apr 12 22:00 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Apr 12 21:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Apr 12 21:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:47 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:47 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 28K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-00
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-01
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-02
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-03
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-04
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-05
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-06
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-07
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-08
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-09
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-10
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-11
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-12
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-13
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-14
FORMULA_NAME GlobalResAllocation-COL-05-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717070061233
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GlobalResAllocation-COL-05-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 22 (type SKEL/CNST) for 20 GlobalResAllocation-COL-05-CTLCardinality-2024-04
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 75, Transitions: 56105
[[35mlola[0m][I] FINISHED task # 22 (type SKEL/CNST) for GlobalResAllocation-COL-05-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 34 (type SKEL/CNST) for 32 GlobalResAllocation-COL-05-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/CNST) for 57 GlobalResAllocation-COL-05-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/CNST) for GlobalResAllocation-COL-05-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 34 (type SKEL/CNST) for GlobalResAllocation-COL-05-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 5 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-00: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 GlobalResAllocation-COL-05-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 10 GlobalResAllocation-COL-05-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 18 (type CNST) for 17 GlobalResAllocation-COL-05-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for GlobalResAllocation-COL-05-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for GlobalResAllocation-COL-05-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 29 GlobalResAllocation-COL-05-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 18 (type CNST) for GlobalResAllocation-COL-05-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 48 GlobalResAllocation-COL-05-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for GlobalResAllocation-COL-05-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for GlobalResAllocation-COL-05-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 GlobalResAllocation-COL-05-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 311 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 1/311 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-13 10761 m, 2152 m/sec, 14531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 35 GlobalResAllocation-COL-05-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 35 GlobalResAllocation-COL-05-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14118
[[35mlola[0m][I] fired transitions : 19042
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 GlobalResAllocation-COL-05-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 343 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for GlobalResAllocation-COL-05-CTLCardinality-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 22
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 GlobalResAllocation-COL-05-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 381 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for GlobalResAllocation-COL-05-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 4/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 9/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 14/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 19/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 24/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 29/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 34/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 39/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 44/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 49/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 54/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 59/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 64/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 69/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 74/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 79/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 84/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 89/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 94/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 99/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 104/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 109/381 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-11 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 112
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 GlobalResAllocation-COL-05-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 414 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 2/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 150 m, 30 m/sec, 200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 7/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 475 m, 65 m/sec, 703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 12/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 717 m, 48 m/sec, 1096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 17/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 1018 m, 60 m/sec, 1652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 22/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 1338 m, 64 m/sec, 2286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 27/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 1636 m, 59 m/sec, 2861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 32/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 2140 m, 100 m/sec, 3810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 37/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 2715 m, 115 m/sec, 4952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 42/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 3143 m, 85 m/sec, 5885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 47/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 3646 m, 100 m/sec, 7114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 52/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 4241 m, 119 m/sec, 8547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 57/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 4819 m, 115 m/sec, 10072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 62/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 5510 m, 138 m/sec, 11659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 67/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 6194 m, 136 m/sec, 13226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 72/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 6889 m, 139 m/sec, 14827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 77/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 7753 m, 172 m/sec, 17134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 82/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 8472 m, 143 m/sec, 18557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 87/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 9188 m, 143 m/sec, 20303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 92/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 9920 m, 146 m/sec, 22360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 97/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 10807 m, 177 m/sec, 24946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 102/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 11667 m, 172 m/sec, 27228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 107/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 12832 m, 233 m/sec, 30222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 112/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 13916 m, 216 m/sec, 32965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 117/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 14942 m, 205 m/sec, 35577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 122/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 15885 m, 188 m/sec, 37839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 127/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 16750 m, 173 m/sec, 40012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 132/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 17701 m, 190 m/sec, 42317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 137/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 19021 m, 264 m/sec, 46198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 142/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 20180 m, 231 m/sec, 49855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 147/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 21548 m, 273 m/sec, 53310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 152/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 22598 m, 210 m/sec, 55674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 157/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 23855 m, 251 m/sec, 59400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 162/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 25289 m, 286 m/sec, 63655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 167/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 26251 m, 192 m/sec, 65858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 172/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 27797 m, 309 m/sec, 70160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 177/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 29061 m, 252 m/sec, 73598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 182/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 30217 m, 231 m/sec, 76484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 187/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 31451 m, 246 m/sec, 79473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 192/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 32458 m, 201 m/sec, 81740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 197/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 33832 m, 274 m/sec, 85726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 202/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 34701 m, 173 m/sec, 87550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 207/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 35861 m, 232 m/sec, 90276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 212/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 37209 m, 269 m/sec, 94097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 217/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 38581 m, 274 m/sec, 97610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 222/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 39516 m, 187 m/sec, 99645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 227/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 41366 m, 370 m/sec, 105139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 232/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 43103 m, 347 m/sec, 110247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 237/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 44679 m, 315 m/sec, 114938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 242/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 46414 m, 347 m/sec, 119798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 247/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 47502 m, 217 m/sec, 123098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 252/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 49261 m, 351 m/sec, 128341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 257/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 50962 m, 340 m/sec, 133571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 262/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 52589 m, 325 m/sec, 138531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 267/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 54725 m, 427 m/sec, 144931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 272/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 56652 m, 385 m/sec, 150933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 277/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 58396 m, 348 m/sec, 156610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 282/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 60175 m, 355 m/sec, 162027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 287/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 62029 m, 370 m/sec, 167834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 292/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 63934 m, 381 m/sec, 173970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 297/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 65396 m, 292 m/sec, 178340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 302/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 67434 m, 407 m/sec, 184365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 307/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 69346 m, 382 m/sec, 190222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 312/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 71572 m, 445 m/sec, 196864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 317/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 72609 m, 207 m/sec, 199297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 322/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 73952 m, 268 m/sec, 203349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 327/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 75505 m, 310 m/sec, 208279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 332/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 77313 m, 361 m/sec, 214507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 337/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 79408 m, 419 m/sec, 221233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 342/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 81321 m, 382 m/sec, 227666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 347/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 83085 m, 352 m/sec, 233505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 352/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 85153 m, 413 m/sec, 239941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 357/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 87773 m, 524 m/sec, 247922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 362/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 89848 m, 415 m/sec, 254456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 367/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 91832 m, 396 m/sec, 260724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 372/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 93131 m, 259 m/sec, 265294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 377/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 95127 m, 399 m/sec, 271784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 382/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 97388 m, 452 m/sec, 278949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 387/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 99451 m, 412 m/sec, 285485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 392/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 100980 m, 305 m/sec, 290327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 397/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 102704 m, 344 m/sec, 296112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 402/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 104609 m, 381 m/sec, 302439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 407/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 106655 m, 409 m/sec, 308426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 412/414 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-10 108123 m, 293 m/sec, 313363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 43 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 35 GlobalResAllocation-COL-05-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 414 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 GlobalResAllocation-COL-05-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 2900 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/483 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-10 320 m, -21560 m/sec, 462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/483 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-10 603 m, 56 m/sec, 914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/483 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-10 878 m, 55 m/sec, 1383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 20/483 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-10 1198 m, 64 m/sec, 1995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 25/483 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-10 1498 m, 60 m/sec, 2585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 30/483 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-10 1846 m, 69 m/sec, 3250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 35/483 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-10 2418 m, 114 m/sec, 4346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 40/483 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-10 2926 m, 101 m/sec, 5386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3240
[[35mlola[0m][I] fired transitions : 6126
[[35mlola[0m][I] time used : 44
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 GlobalResAllocation-COL-05-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 571 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 GlobalResAllocation-COL-05-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 714 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 1/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 511 m, 102 m/sec, 979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 6/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 2983 m, 494 m/sec, 5812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 11/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 5796 m, 562 m/sec, 11345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 16/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 8842 m, 609 m/sec, 17381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 21/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 12317 m, 695 m/sec, 24347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 26/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 16270 m, 790 m/sec, 32361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 31/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 19946 m, 735 m/sec, 39768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 36/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 24007 m, 812 m/sec, 47828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 41/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 27019 m, 602 m/sec, 53725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 46/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 30476 m, 691 m/sec, 60548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 51/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 33660 m, 636 m/sec, 66849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 56/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 37376 m, 743 m/sec, 74251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 61/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 41320 m, 788 m/sec, 82154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 66/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 45086 m, 753 m/sec, 89720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 71/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 49028 m, 788 m/sec, 97674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 76/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 53355 m, 865 m/sec, 106463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 81/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 57775 m, 884 m/sec, 115486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 86/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 62390 m, 923 m/sec, 124937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 91/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 66834 m, 888 m/sec, 133750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 96/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 71272 m, 887 m/sec, 142631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 101/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 75528 m, 851 m/sec, 151200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 106/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 80421 m, 978 m/sec, 161089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 111/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 85746 m, 1065 m/sec, 171955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 116/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 91037 m, 1058 m/sec, 182745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 121/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 95528 m, 898 m/sec, 191686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 126/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 100138 m, 922 m/sec, 200973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 131/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 105382 m, 1048 m/sec, 211444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 136/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 110581 m, 1039 m/sec, 221903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 141/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 116159 m, 1115 m/sec, 233174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 146/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 122467 m, 1261 m/sec, 246004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 151/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 129082 m, 1323 m/sec, 259553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 156/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 136409 m, 1465 m/sec, 274674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 161/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 143179 m, 1354 m/sec, 288661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 166/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 147246 m, 813 m/sec, 296742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 171/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 151962 m, 943 m/sec, 306175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 176/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 155134 m, 634 m/sec, 312458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 181/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 158152 m, 603 m/sec, 318464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 186/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 161672 m, 704 m/sec, 325562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 191/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 165414 m, 748 m/sec, 333145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 196/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 169767 m, 870 m/sec, 341974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 201/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 175329 m, 1112 m/sec, 353227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 206/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 180119 m, 958 m/sec, 362758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 211/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 185697 m, 1115 m/sec, 373975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 216/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 190998 m, 1060 m/sec, 384728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 221/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 196150 m, 1030 m/sec, 395234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 226/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 202218 m, 1213 m/sec, 407719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 231/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 209545 m, 1465 m/sec, 422982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 236/714 1/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 214763 m, 1043 m/sec, 433490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 241/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 220136 m, 1074 m/sec, 444290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 246/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 224291 m, 831 m/sec, 452555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 251/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 229563 m, 1054 m/sec, 463073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 256/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 234036 m, 894 m/sec, 472064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 261/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 239324 m, 1057 m/sec, 482759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 266/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 244313 m, 997 m/sec, 492903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 271/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 249688 m, 1075 m/sec, 503867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 276/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 255104 m, 1083 m/sec, 514968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 281/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 261209 m, 1221 m/sec, 527518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 286/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 267337 m, 1225 m/sec, 540186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 291/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 273682 m, 1269 m/sec, 553180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 296/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 278884 m, 1040 m/sec, 563682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 301/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 283523 m, 927 m/sec, 572974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 306/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 289051 m, 1105 m/sec, 584184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 311/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 295277 m, 1245 m/sec, 596911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 316/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 301976 m, 1339 m/sec, 610753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 321/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 309323 m, 1469 m/sec, 626054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 326/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 315733 m, 1282 m/sec, 639284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 331/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 320496 m, 952 m/sec, 648760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 336/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 325802 m, 1061 m/sec, 659470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 341/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 331031 m, 1045 m/sec, 670097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 346/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 337087 m, 1211 m/sec, 682479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 351/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 342797 m, 1142 m/sec, 694221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 356/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 349311 m, 1302 m/sec, 707674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 361/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 355983 m, 1334 m/sec, 721528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 366/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 363709 m, 1545 m/sec, 737655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 371/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 368501 m, 958 m/sec, 747421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 376/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 375286 m, 1357 m/sec, 761395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 381/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 379967 m, 936 m/sec, 770705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 386/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 384507 m, 908 m/sec, 779813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 391/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 387791 m, 656 m/sec, 786442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 396/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 391607 m, 763 m/sec, 794221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 401/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 395664 m, 811 m/sec, 802514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 406/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 401253 m, 1117 m/sec, 813985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 411/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 406785 m, 1106 m/sec, 825307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 416/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 411569 m, 956 m/sec, 834941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 421/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 417310 m, 1148 m/sec, 846644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 426/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 423533 m, 1244 m/sec, 859497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 431/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 429457 m, 1184 m/sec, 871764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 436/714 2/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 436088 m, 1326 m/sec, 885648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 441/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 444361 m, 1654 m/sec, 902848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 446/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 449535 m, 1034 m/sec, 913286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 451/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 455203 m, 1133 m/sec, 924903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 456/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 461713 m, 1302 m/sec, 938366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 461/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 468186 m, 1294 m/sec, 951562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 466/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 473740 m, 1110 m/sec, 962913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 471/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 479860 m, 1224 m/sec, 975504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 476/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 486016 m, 1231 m/sec, 988192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 481/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 492473 m, 1291 m/sec, 1001574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 486/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 499735 m, 1452 m/sec, 1016717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 491/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 508297 m, 1712 m/sec, 1034755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 496/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 516951 m, 1730 m/sec, 1052939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 501/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 521929 m, 995 m/sec, 1063124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 506/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 526445 m, 903 m/sec, 1072326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 511/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 529766 m, 664 m/sec, 1079044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 516/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 533785 m, 803 m/sec, 1087274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 521/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 538056 m, 854 m/sec, 1096119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 526/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 544679 m, 1324 m/sec, 1109737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 531/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 551331 m, 1330 m/sec, 1123517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 536/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 557133 m, 1160 m/sec, 1135445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 541/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 562260 m, 1025 m/sec, 1145850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 546/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 566311 m, 810 m/sec, 1154226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 551/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 571112 m, 960 m/sec, 1164261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 556/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 576273 m, 1032 m/sec, 1174733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 561/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 580090 m, 763 m/sec, 1182557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 566/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 584565 m, 895 m/sec, 1191866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 571/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 591282 m, 1343 m/sec, 1205761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 576/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 597601 m, 1263 m/sec, 1218770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 581/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 603553 m, 1190 m/sec, 1231013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 586/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 610192 m, 1327 m/sec, 1244761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 591/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 616505 m, 1262 m/sec, 1257863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 596/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 624014 m, 1501 m/sec, 1273564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 601/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 633659 m, 1929 m/sec, 1294036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 606/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 641769 m, 1622 m/sec, 1311340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 611/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 647193 m, 1084 m/sec, 1322644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 616/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 653159 m, 1193 m/sec, 1335161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 621/714 3/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 659516 m, 1271 m/sec, 1348543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 626/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 665657 m, 1228 m/sec, 1361522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 631/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 672105 m, 1289 m/sec, 1375183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 636/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 679839 m, 1546 m/sec, 1391174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 641/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 686927 m, 1417 m/sec, 1406051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 646/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 694980 m, 1610 m/sec, 1423041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 651/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 705901 m, 2184 m/sec, 1446369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 656/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 713566 m, 1533 m/sec, 1462604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 661/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 717591 m, 805 m/sec, 1470932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 666/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 722374 m, 956 m/sec, 1480978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 671/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 729157 m, 1356 m/sec, 1495069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 676/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 736604 m, 1489 m/sec, 1510735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 681/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 744413 m, 1561 m/sec, 1527301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 686/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 753467 m, 1810 m/sec, 1546424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 691/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 761934 m, 1693 m/sec, 1564190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 696/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 769269 m, 1467 m/sec, 1579598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 701/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 774652 m, 1076 m/sec, 1590838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 706/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 780667 m, 1203 m/sec, 1603454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 711/714 4/2000 GlobalResAllocation-COL-05-CTLCardinality-2024-05 787492 m, 1365 m/sec, 1617330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 24 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 10 GlobalResAllocation-COL-05-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 713 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 GlobalResAllocation-COL-05-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 2140 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for GlobalResAllocation-COL-05-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 22
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 5/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 2478 m, -157002 m/sec, 4843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 10/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 5169 m, 538 m/sec, 10107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 15/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 8284 m, 623 m/sec, 16279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 20/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 11674 m, 678 m/sec, 23053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 25/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 15425 m, 750 m/sec, 30651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 30/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 19207 m, 756 m/sec, 38308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 35/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 23249 m, 808 m/sec, 46314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 40/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 26561 m, 662 m/sec, 52825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 45/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 29820 m, 651 m/sec, 59232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 50/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 33494 m, 734 m/sec, 66526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 55/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 37251 m, 751 m/sec, 74005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 60/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 41244 m, 798 m/sec, 82005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 65/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 45031 m, 757 m/sec, 89612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 70/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 49034 m, 800 m/sec, 97686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 75/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 53601 m, 913 m/sec, 106956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 80/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 58058 m, 891 m/sec, 116052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 85/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 62746 m, 937 m/sec, 125645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 90/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 67240 m, 898 m/sec, 134551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 95/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 71849 m, 921 m/sec, 143785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 100/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 76313 m, 892 m/sec, 152788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 105/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 81365 m, 1010 m/sec, 163004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 110/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 87174 m, 1161 m/sec, 174896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 115/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 91851 m, 935 m/sec, 184388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 120/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 96896 m, 1009 m/sec, 194472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 125/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 102192 m, 1059 m/sec, 205080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 130/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 106949 m, 951 m/sec, 214586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 135/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 112218 m, 1053 m/sec, 225194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 140/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 118200 m, 1196 m/sec, 237299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 145/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 124975 m, 1355 m/sec, 251132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 150/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 132037 m, 1412 m/sec, 265641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 155/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 140008 m, 1594 m/sec, 282149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 160/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 144959 m, 990 m/sec, 292174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 165/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 149503 m, 908 m/sec, 301220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 170/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 153757 m, 850 m/sec, 309741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 175/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 156573 m, 563 m/sec, 315314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 180/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 159886 m, 662 m/sec, 321939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 185/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 163624 m, 747 m/sec, 329510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 190/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 167756 m, 826 m/sec, 337973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 195/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 173749 m, 1198 m/sec, 350070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 200/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 178280 m, 906 m/sec, 359108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 205/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 183725 m, 1089 m/sec, 369981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 210/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 189262 m, 1107 m/sec, 381193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 215/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 194653 m, 1078 m/sec, 392188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 220/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 200655 m, 1200 m/sec, 404501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 225/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 206966 m, 1262 m/sec, 417552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 230/713 1/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 213105 m, 1227 m/sec, 430120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 235/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 219277 m, 1234 m/sec, 442510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 240/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 223719 m, 888 m/sec, 451441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 245/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 228812 m, 1018 m/sec, 461558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 250/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 233710 m, 979 m/sec, 471410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 255/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 238865 m, 1031 m/sec, 481823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 260/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 244142 m, 1055 m/sec, 492548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 265/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 249697 m, 1111 m/sec, 503887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 270/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 255275 m, 1115 m/sec, 515310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 275/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 261415 m, 1228 m/sec, 527952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 280/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 268126 m, 1342 m/sec, 541835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 285/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 274194 m, 1213 m/sec, 554229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 290/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 279348 m, 1030 m/sec, 564603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 295/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 284982 m, 1126 m/sec, 575935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 300/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 290293 m, 1062 m/sec, 586723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 305/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 297009 m, 1343 m/sec, 600489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 310/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 303931 m, 1384 m/sec, 614819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 315/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 312171 m, 1648 m/sec, 631943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 320/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 317392 m, 1044 m/sec, 642553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 325/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 322639 m, 1049 m/sec, 653058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 330/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 327718 m, 1015 m/sec, 663343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 335/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 333664 m, 1189 m/sec, 675486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 340/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 339534 m, 1174 m/sec, 687508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 345/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 345959 m, 1285 m/sec, 700759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 350/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 352822 m, 1372 m/sec, 714973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 355/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 359901 m, 1415 m/sec, 729707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 360/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 366600 m, 1339 m/sec, 743572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 365/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 372675 m, 1215 m/sec, 756032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 370/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 377924 m, 1049 m/sec, 766661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 375/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 382789 m, 973 m/sec, 776375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 380/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 386389 m, 720 m/sec, 783610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 385/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 389986 m, 719 m/sec, 790896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 390/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 393882 m, 779 m/sec, 798867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 395/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 398454 m, 914 m/sec, 808266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 400/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 405376 m, 1384 m/sec, 822473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 405/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 409845 m, 893 m/sec, 831479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 410/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 415426 m, 1116 m/sec, 842809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 415/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 421810 m, 1276 m/sec, 855975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 420/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 427653 m, 1168 m/sec, 868030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 425/713 2/5 GlobalResAllocation-COL-05-CTLCardinality-2024-05 434206 m, 1310 m/sec, 881681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-00: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-02: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-04: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-07: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-08: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-09: DISJ true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-12: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mGlobalResAllocation-COL-05-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGlobalResAllocation-COL-05-CTLCardinality-2024-15: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GlobalResAllocation-COL-05-CTLCardinality-2024-05: CTL 0 0 1 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GlobalResAllocation-COL-05"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GlobalResAllocation-COL-05, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605700633"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GlobalResAllocation-COL-05.tgz
mv GlobalResAllocation-COL-05 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;