MCC'2024- Execution of r181-tall-171640605300452

About the Execution of LoLA for GPPP-PT-C1000N0000000100

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
7819.659	250371.00	249924.00	703.10	TFFTFFFFTTFFF?FF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605300452.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GPPP-PT-C1000N0000000100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605300452
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:46 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 22 14:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.4K Apr 12 09:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 81K Apr 12 09:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 12 09:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 97K Apr 12 09:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:46 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:46 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 17 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1 May 18 16:42 large_marking
-rw-r--r-- 1 mcc users 21K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-00
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-01
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-02
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-03
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-04
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-05
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-06
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-07
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-08
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-09
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-10
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-11
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-12
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-13
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-14
FORMULA_NAME GPPP-PT-C1000N0000000100-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717059750217

FORMULA GPPP-PT-C1000N0000000100-LTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C1000N0000000100-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-05: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mGPPP-PT-C1000N0000000100-LTLFireability-13: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 250 secs. Pages in use: 363

BK_STOP 1717060000588

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C1000N0000000100-LTLFireability-03
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 31 GPPP-PT-C1000N0000000100-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 GPPP-PT-C1000N0000000100-LTLFireability-13
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type FNDP) for 22 GPPP-PT-C1000N0000000100-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 22 GPPP-PT-C1000N0000000100-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for GPPP-PT-C1000N0000000100-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 55 (type FNDP) for GPPP-PT-C1000N0000000100-LTLFireability-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 55 (type FNDP) for GPPP-PT-C1000N0000000100-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for GPPP-PT-C1000N0000000100-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/240 10/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 1454492 m, 290898 m/sec, 8728562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 10/240 19/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 2784036 m, 265908 m/sec, 17410068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 15/240 27/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 4041647 m, 251522 m/sec, 25884985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 20/240 35/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 5257872 m, 243245 m/sec, 34100657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 25/240 43/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 6461475 m, 240720 m/sec, 42334762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 30/240 51/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 7619226 m, 231550 m/sec, 50387958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 35/240 59/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 8797938 m, 235742 m/sec, 58676765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 40/240 67/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 9984486 m, 237309 m/sec, 66507784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 45/240 75/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 11185078 m, 240118 m/sec, 74283804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 50/240 82/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 12280129 m, 219010 m/sec, 82224882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 55/240 90/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 13434282 m, 230830 m/sec, 90074069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 60/240 97/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 14502563 m, 213656 m/sec, 97745662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 65/240 104/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 15648088 m, 229105 m/sec, 105620815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 70/240 111/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 16740435 m, 218469 m/sec, 113195798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 75/240 119/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 17840760 m, 220065 m/sec, 121068324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 80/240 126/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 18968570 m, 225562 m/sec, 128771657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 85/240 133/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 20016161 m, 209518 m/sec, 136378864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 90/240 141/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 21141586 m, 225085 m/sec, 144056242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 95/240 147/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 22179206 m, 207524 m/sec, 151489774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 100/240 155/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 23300742 m, 224307 m/sec, 159189536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 105/240 162/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 24360042 m, 211860 m/sec, 166556431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 110/240 169/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 25444531 m, 216897 m/sec, 174267325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 115/240 176/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 26542575 m, 219608 m/sec, 181807966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 120/240 183/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 27582194 m, 207923 m/sec, 189364709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 125/240 191/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 28710941 m, 225749 m/sec, 197000964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 130/240 197/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 29742842 m, 206380 m/sec, 204437997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 135/240 205/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 30854805 m, 222392 m/sec, 212063712 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 140/240 212/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 31902823 m, 209603 m/sec, 219424196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 145/240 219/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 33004242 m, 220283 m/sec, 227194088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 150/240 226/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 34096652 m, 218482 m/sec, 234698150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 155/240 233/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 35139707 m, 208611 m/sec, 242213431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 160/240 240/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 36238479 m, 219754 m/sec, 249685222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 165/240 247/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 37268632 m, 206030 m/sec, 257162182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 170/240 254/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 38367444 m, 219762 m/sec, 264636934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 175/240 261/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 39366755 m, 199862 m/sec, 271820930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 180/240 268/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 40482151 m, 223079 m/sec, 279452955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 185/240 275/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 41534132 m, 210396 m/sec, 286835801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 190/240 282/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 42601955 m, 213564 m/sec, 294388508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 195/240 289/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 43654154 m, 210439 m/sec, 301607727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 200/240 296/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 44683925 m, 205954 m/sec, 308996755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 205/240 303/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 45740400 m, 211295 m/sec, 316224270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 210/240 310/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 46755765 m, 203073 m/sec, 323601986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 215/240 317/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 47845974 m, 218041 m/sec, 330981757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 220/240 324/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 48848844 m, 200574 m/sec, 338224220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 225/240 331/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 49931697 m, 216570 m/sec, 345625620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 230/240 337/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 50920511 m, 197762 m/sec, 352716383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 235/240 345/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 52008705 m, 217638 m/sec, 360155202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 240/240 351/2000 GPPP-PT-C1000N0000000100-LTLFireability-13 53011124 m, 200483 m/sec, 367206714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 44 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 GPPP-PT-C1000N0000000100-LTLFireability-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 GPPP-PT-C1000N0000000100-LTLFireability-13
[[35mlola[0m][I] time limit : 3355 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4414
[[35mlola[0m][I] fired transitions : 5220
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 44 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C1000N0000000100-LTLFireability-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-06: AG false state equation[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C1000N0000000100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-05: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-09: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C1000N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 GPPP-PT-C1000N0000000100-LTLFireability-10
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 405
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 GPPP-PT-C1000N0000000100-LTLFireability-08
[[35mlola[0m][I] time limit : 279 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 15 GPPP-PT-C1000N0000000100-LTLFireability-05
[[35mlola[0m][I] time limit : 304 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 GPPP-PT-C1000N0000000100-LTLFireability-04
[[35mlola[0m][I] time limit : 372 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 405
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C1000N0000000100-LTLFireability-02
[[35mlola[0m][I] time limit : 418 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 405
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 GPPP-PT-C1000N0000000100-LTLFireability-01
[[35mlola[0m][I] time limit : 478 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 405
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 31 GPPP-PT-C1000N0000000100-LTLFireability-09
[[35mlola[0m][I] time limit : 558 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 GPPP-PT-C1000N0000000100-LTLFireability-11
[[35mlola[0m][I] time limit : 670 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1205
[[35mlola[0m][I] fired transitions : 1205
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 GPPP-PT-C1000N0000000100-LTLFireability-15
[[35mlola[0m][I] time limit : 837 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 GPPP-PT-C1000N0000000100-LTLFireability-07
[[35mlola[0m][I] time limit : 1116 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 806
[[35mlola[0m][I] fired transitions : 806
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 GPPP-PT-C1000N0000000100-LTLFireability-12
[[35mlola[0m][I] time limit : 1675 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C1000N0000000100-LTLFireability-00
[[35mlola[0m][I] time limit : 3350 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for GPPP-PT-C1000N0000000100-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C1000N0000000100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GPPP-PT-C1000N0000000100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605300452"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C1000N0000000100.tgz
mv GPPP-PT-C1000N0000000100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;