About the Execution of LoLA for GPPP-PT-C0100N0000010000
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16207.615 | 1240034.00 | 1251982.00 | 4076.60 | F?T????????TF?T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605200426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GPPP-PT-C0100N0000010000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605200426
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 464K
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K May 19 07:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 08:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Apr 12 08:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Apr 12 08:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 12 08:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:46 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:46 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 17 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1 May 18 16:42 large_marking
-rw-r--r-- 1 mcc users 21K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-00
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-01
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-02
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-03
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-04
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-05
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-06
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-07
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-08
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-09
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-10
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2024-11
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2023-12
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2023-13
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2023-14
FORMULA_NAME GPPP-PT-C0100N0000010000-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717058236211
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000010000-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717059476245
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0100N0000010000-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type FNDP) for 6 GPPP-PT-C0100N0000010000-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type EQUN) for 6 GPPP-PT-C0100N0000010000-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type FNDP) for GPPP-PT-C0100N0000010000-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 53 (type EQUN) for GPPP-PT-C0100N0000010000-CTLFireability-2024-02 (obsolete)
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 43 GPPP-PT-C0100N0000010000-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 43 GPPP-PT-C0100N0000010000-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EQUN) for 24 GPPP-PT-C0100N0000010000-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 7496
[[35mlola[0m][I] fired transitions : 21814
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 GPPP-PT-C0100N0000010000-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 406
[[35mlola[0m][I] fired transitions : 408
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 GPPP-PT-C0100N0000010000-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 GPPP-PT-C0100N0000010000-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for GPPP-PT-C0100N0000010000-CTLFireability-2023-13
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 53 (type EQUN) for GPPP-PT-C0100N0000010000-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 49 GPPP-PT-C0100N0000010000-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4774
[[35mlola[0m][I] fired transitions : 6278
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 GPPP-PT-C0100N0000010000-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for GPPP-PT-C0100N0000010000-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for GPPP-PT-C0100N0000010000-CTLFireability-2023-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 59 (type EQUN) for GPPP-PT-C0100N0000010000-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/300 7/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 1420829 m, 284165 m/sec, 7810682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 10/300 11/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 2454746 m, 206783 m/sec, 15726636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 15/300 15/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 3393479 m, 187746 m/sec, 23447155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 20/300 19/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 4440505 m, 209405 m/sec, 31247002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 25/300 23/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 5351609 m, 182220 m/sec, 38622299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 30/300 27/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 6198033 m, 169284 m/sec, 45690993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 35/300 32/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 7394302 m, 239253 m/sec, 53330935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 40/300 37/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 8596715 m, 240482 m/sec, 60801900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 45/300 40/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 9256010 m, 131859 m/sec, 68525368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 50/300 43/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 10014580 m, 151714 m/sec, 76014911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 55/300 46/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 10823609 m, 161805 m/sec, 83316734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 60/300 50/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 11859470 m, 207172 m/sec, 90477095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 65/300 54/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 12726459 m, 173397 m/sec, 97214232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 70/300 59/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 13812081 m, 217124 m/sec, 104221523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 75/300 63/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 14767975 m, 191178 m/sec, 111333249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 80/300 66/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 15563983 m, 159201 m/sec, 118426125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 85/300 70/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 16438110 m, 174825 m/sec, 125298069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 90/300 75/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 17587472 m, 229872 m/sec, 132560430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 95/300 79/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 18759543 m, 234414 m/sec, 140277310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 100/300 84/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 19866942 m, 221479 m/sec, 147571573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 105/300 89/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 20940183 m, 214648 m/sec, 154720291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 110/300 92/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 21621348 m, 136233 m/sec, 163142058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 115/300 94/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 22254624 m, 126655 m/sec, 170974511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 120/300 97/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 22877754 m, 124626 m/sec, 178676859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 125/300 101/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 23871831 m, 198815 m/sec, 186317661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 130/300 105/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 24898416 m, 205317 m/sec, 193671601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 135/300 109/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 25705006 m, 161318 m/sec, 201033245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 140/300 112/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 26542259 m, 167450 m/sec, 208370195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 145/300 116/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 27423784 m, 176305 m/sec, 215731017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 150/300 120/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 28474223 m, 210087 m/sec, 223273013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 155/300 125/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 29568815 m, 218918 m/sec, 230484621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 160/300 129/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 30629098 m, 212056 m/sec, 237468708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 165/300 134/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 31660512 m, 206282 m/sec, 244472016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 170/300 137/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 32325159 m, 132929 m/sec, 252691858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 175/300 139/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 32964958 m, 127959 m/sec, 260600954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 180/300 142/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 33597583 m, 126525 m/sec, 268421352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 185/300 145/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 34385813 m, 157646 m/sec, 275698931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 190/300 149/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 35374051 m, 197647 m/sec, 282980628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 195/300 153/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 36337490 m, 192687 m/sec, 290076809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 200/300 157/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 37274417 m, 187385 m/sec, 296980949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 205/300 161/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 38128164 m, 170749 m/sec, 304369830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 210/300 163/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 38714963 m, 117359 m/sec, 312068273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 215/300 166/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 39283838 m, 113775 m/sec, 319532389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 220/300 168/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 39835147 m, 110261 m/sec, 326766957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 225/300 171/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 40559825 m, 144935 m/sec, 334322146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 230/300 175/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 41364150 m, 160865 m/sec, 342146766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 235/300 180/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 42636452 m, 254460 m/sec, 349730836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 240/300 184/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 43585412 m, 189792 m/sec, 357254362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 245/300 187/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 44404848 m, 163887 m/sec, 364647622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 250/300 191/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 45214101 m, 161850 m/sec, 372130425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 255/300 195/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 46122274 m, 181634 m/sec, 379579553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 260/300 200/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 47336011 m, 242747 m/sec, 387197253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 265/300 204/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 48280793 m, 188956 m/sec, 394892634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 270/300 207/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 49137049 m, 171251 m/sec, 402464893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 275/300 211/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 49930443 m, 158678 m/sec, 409986953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 280/300 214/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 50854911 m, 184893 m/sec, 417266291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 285/300 218/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 51614953 m, 152008 m/sec, 424500456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 290/300 221/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 52377586 m, 152526 m/sec, 431960801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 295/300 224/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 53136065 m, 151695 m/sec, 439377690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 300/300 227/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-10 53888116 m, 150410 m/sec, 446737038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 GPPP-PT-C0100N0000010000-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 GPPP-PT-C0100N0000010000-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 3295 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/299 7/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-09 1648246 m, 329649 m/sec, 8158317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 10/299 13/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-09 3033373 m, 277025 m/sec, 16145983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 15/299 19/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-09 4418654 m, 277056 m/sec, 24076889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 20/299 26/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-09 5949976 m, 306264 m/sec, 32011351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 25/299 32/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-09 7497810 m, 309566 m/sec, 39628331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8037038
[[35mlola[0m][I] fired transitions : 42279959
[[35mlola[0m][I] time used : 27
[[35mlola[0m][I] memory pages used : 34
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 GPPP-PT-C0100N0000010000-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4954
[[35mlola[0m][I] fired transitions : 6070
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0100N0000010000-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 363 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 3/363 3/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 698973 m, 139794 m/sec, 5350216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 8/363 8/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 1718557 m, 203916 m/sec, 13204905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 13/363 12/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 2704309 m, 197150 m/sec, 20806189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 18/363 16/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 3677568 m, 194651 m/sec, 28307468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 23/363 20/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 4637324 m, 191951 m/sec, 36328543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 28/363 24/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 5525161 m, 177567 m/sec, 43879245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 33/363 28/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 6433597 m, 181687 m/sec, 51249136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 38/363 32/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 7419005 m, 197081 m/sec, 58639323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 43/363 36/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 8373201 m, 190839 m/sec, 65795109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 48/363 40/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 9283429 m, 182045 m/sec, 73322868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 53/363 43/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 10121616 m, 167637 m/sec, 80610078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 58/363 47/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 10975976 m, 170872 m/sec, 87627932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 63/363 51/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 11881922 m, 181189 m/sec, 95106456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 68/363 54/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 12719659 m, 167547 m/sec, 102369499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 73/363 58/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 13561422 m, 168352 m/sec, 109315875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 78/363 61/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 14468526 m, 181420 m/sec, 116690636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 83/363 65/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 15363194 m, 178933 m/sec, 123763177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 88/363 69/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 16190378 m, 165436 m/sec, 130771755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 93/363 72/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 17061150 m, 174154 m/sec, 137816530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 98/363 76/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 17991230 m, 186016 m/sec, 145559968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 103/363 80/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 18895732 m, 180900 m/sec, 153433232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 108/363 84/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 19761121 m, 173077 m/sec, 160971814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 113/363 87/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 20619675 m, 171710 m/sec, 168447952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 118/363 91/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 21470289 m, 170122 m/sec, 175942432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 123/363 94/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 22286943 m, 163330 m/sec, 183704355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 128/363 98/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 23064648 m, 155541 m/sec, 191094322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 133/363 101/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 23860337 m, 159137 m/sec, 198380630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 138/363 105/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 24723242 m, 172581 m/sec, 205715228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 143/363 108/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 25559377 m, 167227 m/sec, 212823049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 148/363 112/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 26379944 m, 164113 m/sec, 220180517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 153/363 115/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 27135877 m, 151186 m/sec, 227186868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 158/363 118/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 27847738 m, 142372 m/sec, 234266065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 163/363 121/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 28617174 m, 153887 m/sec, 241213629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 168/363 124/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 29392036 m, 154972 m/sec, 248397540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 173/363 127/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 30126277 m, 146848 m/sec, 255463638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 178/363 130/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 30850831 m, 144910 m/sec, 262298438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 183/363 134/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 31638461 m, 157526 m/sec, 269384127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 188/363 137/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 32397451 m, 151798 m/sec, 276368100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 193/363 140/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 33170922 m, 154694 m/sec, 283162610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 198/363 143/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 33865083 m, 138832 m/sec, 289905645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 203/363 146/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 34628611 m, 152705 m/sec, 296761742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 208/363 150/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 35476210 m, 169519 m/sec, 304259083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 213/363 153/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 36359588 m, 176675 m/sec, 311952876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 218/363 157/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 37209007 m, 169883 m/sec, 319347576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 223/363 161/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 38046821 m, 167562 m/sec, 326643526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 228/363 164/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 38878307 m, 166297 m/sec, 333894382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 233/363 167/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 39685624 m, 161463 m/sec, 341564204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 238/363 171/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 40444481 m, 151771 m/sec, 348776532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 243/363 174/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 41199177 m, 150939 m/sec, 355841281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 248/363 177/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 42044960 m, 169156 m/sec, 363030890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 253/363 181/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 42874052 m, 165818 m/sec, 370080560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 258/363 184/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 43688925 m, 162974 m/sec, 377236364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 263/363 187/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 44439809 m, 150176 m/sec, 384196640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 268/363 190/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 45145985 m, 141235 m/sec, 391105473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 273/363 193/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 45873607 m, 145524 m/sec, 397827508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 278/363 197/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 46645217 m, 154322 m/sec, 404934848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 283/363 200/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 47378861 m, 146728 m/sec, 411809793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 288/363 203/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 48060230 m, 136273 m/sec, 418510957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 293/363 206/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 48816124 m, 151178 m/sec, 425309972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 298/363 209/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 49569416 m, 150658 m/sec, 432271884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 303/363 212/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 50336123 m, 153341 m/sec, 439012951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 308/363 215/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 51040862 m, 140947 m/sec, 445612071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 313/363 218/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 51752044 m, 142236 m/sec, 452240978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 318/363 221/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 52492102 m, 148011 m/sec, 458903291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 323/363 225/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 53402106 m, 182000 m/sec, 466797954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 328/363 229/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 54255353 m, 170649 m/sec, 474229302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 333/363 232/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 55080713 m, 165072 m/sec, 481412967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 338/363 236/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 55901736 m, 164204 m/sec, 488563380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 343/363 239/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 56725269 m, 164706 m/sec, 496014680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 348/363 242/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 57490343 m, 153014 m/sec, 503284534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 353/363 245/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 58230251 m, 147981 m/sec, 510316637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 358/363 249/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 59010677 m, 156085 m/sec, 517323472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 363/363 252/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 59840179 m, 165900 m/sec, 524372846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 16 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 GPPP-PT-C0100N0000010000-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0100N0000010000-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 2900 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5024
[[35mlola[0m][I] fired transitions : 11046
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/362 5/5 GPPP-PT-C0100N0000010000-CTLFireability-2024-05 1073935 m, -11753248 m/sec, 8240034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 16 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C0100N0000010000-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 412 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 5/412 4/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-03 830949 m, 166189 m/sec, 7182276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 10/412 7/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-03 1609505 m, 155711 m/sec, 13963274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 15/412 10/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-03 2367563 m, 151611 m/sec, 20566706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 20/412 14/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-03 3122746 m, 151036 m/sec, 27143145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 25/412 17/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-03 3869886 m, 149428 m/sec, 33659169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 30/412 20/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-03 4607308 m, 147484 m/sec, 40668044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 35/412 23/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-03 5308737 m, 140285 m/sec, 47338483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 CTL EXCL 40/412 26/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-03 5985850 m, 135422 m/sec, 53773611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6087133
[[35mlola[0m][I] fired transitions : 54738946
[[35mlola[0m][I] time used : 41
[[35mlola[0m][I] memory pages used : 26
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 GPPP-PT-C0100N0000010000-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 474 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2005
[[35mlola[0m][I] fired transitions : 3635
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 24 GPPP-PT-C0100N0000010000-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 569 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 178220
[[35mlola[0m][I] fired transitions : 267294
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 43 GPPP-PT-C0100N0000010000-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 712 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 14
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 49 GPPP-PT-C0100N0000010000-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 949 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 24 GPPP-PT-C0100N0000010000-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 1424 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for GPPP-PT-C0100N0000010000-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 406
[[35mlola[0m][I] fired transitions : 813
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C0100N0000010000-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2849 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 4/2849 7/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 1415978 m, 283195 m/sec, 6787327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 9/2849 14/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 3208401 m, 358484 m/sec, 15086496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 14/2849 19/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 4595931 m, 277506 m/sec, 23012235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 19/2849 26/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 6186342 m, 318082 m/sec, 30621219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 24/2849 32/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 7533785 m, 269488 m/sec, 37924840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 29/2849 38/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 9076514 m, 308545 m/sec, 45735895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 34/2849 44/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 10549730 m, 294643 m/sec, 53961576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 39/2849 50/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 11905306 m, 271115 m/sec, 61944965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 44/2849 56/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 13381193 m, 295177 m/sec, 69993041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 49/2849 62/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 14790516 m, 281864 m/sec, 77816870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 54/2849 68/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 16271417 m, 296180 m/sec, 85446728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 59/2849 74/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 17602411 m, 266198 m/sec, 92877137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 64/2849 78/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 18717803 m, 223078 m/sec, 100405000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 69/2849 83/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 19836526 m, 223744 m/sec, 107909896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 74/2849 87/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 20931608 m, 219016 m/sec, 115337754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 79/2849 92/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 22151514 m, 243981 m/sec, 122679068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 84/2849 97/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 23392799 m, 248257 m/sec, 129820663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 89/2849 102/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 24621634 m, 245767 m/sec, 136912885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 94/2849 108/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 25956539 m, 266981 m/sec, 143833460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 99/2849 113/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 27230379 m, 254768 m/sec, 150697565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 104/2849 117/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 28322707 m, 218465 m/sec, 157377086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 109/2849 121/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 29276668 m, 190792 m/sec, 164005561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 114/2849 125/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 30321546 m, 208975 m/sec, 170513687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 119/2849 130/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 31444668 m, 224624 m/sec, 177083792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 124/2849 136/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 32905721 m, 292210 m/sec, 184068590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 129/2849 142/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 34206075 m, 260070 m/sec, 191832980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 134/2849 147/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 35462542 m, 251293 m/sec, 199581667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 139/2849 152/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 36700111 m, 247513 m/sec, 207243716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 144/2849 158/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 38043321 m, 268642 m/sec, 215069331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 149/2849 163/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 39344629 m, 260261 m/sec, 222787832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 154/2849 168/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 40459012 m, 222876 m/sec, 230299069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 159/2849 174/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 41858256 m, 279848 m/sec, 238088755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 164/2849 180/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 43227915 m, 273931 m/sec, 245719195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 169/2849 185/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 44607784 m, 275973 m/sec, 253272043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 174/2849 191/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 45921205 m, 262684 m/sec, 260458427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 179/2849 196/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 47238311 m, 263421 m/sec, 267262490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 184/2849 200/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 48290819 m, 210501 m/sec, 274512026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 189/2849 204/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 49243119 m, 190460 m/sec, 281504306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 194/2849 208/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 50233041 m, 197984 m/sec, 288565135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 199/2849 212/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 51263494 m, 206090 m/sec, 295755611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 204/2849 216/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 52154163 m, 178133 m/sec, 302719949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 209/2849 220/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 53254896 m, 220146 m/sec, 310098353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 214/2849 224/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 54340596 m, 217140 m/sec, 317210214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 219/2849 229/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 55447682 m, 221417 m/sec, 324268309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 224/2849 233/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 56560179 m, 222499 m/sec, 331099927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 229/2849 238/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 57611734 m, 210311 m/sec, 337711102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 234/2849 242/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 58758091 m, 229271 m/sec, 344488628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 239/2849 247/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 59895878 m, 227557 m/sec, 351270059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 244/2849 252/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 61097575 m, 240339 m/sec, 357861443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 249/2849 257/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 62250632 m, 230611 m/sec, 364210872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 254/2849 262/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 63442185 m, 238310 m/sec, 370613740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 259/2849 266/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 64433945 m, 198352 m/sec, 376965078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 264/2849 270/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 65381097 m, 189430 m/sec, 383414737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 269/2849 274/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 66311757 m, 186132 m/sec, 389225167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 274/2849 277/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 67132435 m, 164135 m/sec, 395318226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 279/2849 280/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 67960653 m, 165643 m/sec, 401471536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 284/2849 284/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 68937733 m, 195416 m/sec, 407657830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 289/2849 288/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 69843192 m, 181091 m/sec, 413618498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 294/2849 292/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 70857136 m, 202788 m/sec, 419795580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 299/2849 297/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 72063850 m, 241342 m/sec, 425684672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 304/2849 303/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 73413452 m, 269920 m/sec, 432608332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 309/2849 308/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 74714639 m, 260237 m/sec, 440216392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 314/2849 313/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 75880021 m, 233076 m/sec, 447681950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 319/2849 318/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 77066159 m, 237227 m/sec, 455195357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 324/2849 323/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 78187589 m, 224286 m/sec, 462685672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 329/2849 328/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 79525301 m, 267542 m/sec, 470310379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 334/2849 334/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 80816056 m, 258151 m/sec, 477909731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 339/2849 339/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 81993921 m, 235573 m/sec, 485337627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 344/2849 344/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 83138396 m, 228895 m/sec, 492672875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 349/2849 348/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 84258190 m, 223958 m/sec, 500069844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 354/2849 354/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 85567541 m, 261870 m/sec, 507617523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 359/2849 359/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 86844469 m, 255385 m/sec, 515248515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 364/2849 365/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 88182517 m, 267609 m/sec, 522629744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 369/2849 370/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 89473158 m, 258128 m/sec, 529869720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 374/2849 376/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 90727927 m, 250953 m/sec, 536906533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 379/2849 381/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 91944062 m, 243227 m/sec, 543728988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 384/2849 386/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 93184765 m, 248140 m/sec, 550153887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 389/2849 390/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 94267708 m, 216588 m/sec, 557015409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 394/2849 394/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 95173785 m, 181215 m/sec, 563655906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 399/2849 397/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 95998034 m, 164849 m/sec, 570014002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 404/2849 400/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 96888604 m, 178114 m/sec, 576870928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 409/2849 404/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 97902843 m, 202847 m/sec, 583826348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 414/2849 408/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 98884364 m, 196304 m/sec, 590814654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 419/2849 412/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 99736099 m, 170347 m/sec, 597510038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 424/2849 415/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 100656677 m, 184115 m/sec, 604411623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 429/2849 419/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 101668523 m, 202369 m/sec, 611520414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 434/2849 423/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 102715952 m, 209485 m/sec, 618629622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 439/2849 428/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 103778864 m, 212582 m/sec, 625564503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 444/2849 432/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 104827196 m, 209666 m/sec, 632404941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 449/2849 436/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 105839840 m, 202528 m/sec, 639013903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 454/2849 440/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 106941893 m, 220410 m/sec, 645604132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 459/2849 444/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 107914237 m, 194468 m/sec, 651879236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 464/2849 449/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 109016428 m, 220438 m/sec, 658490696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 469/2849 453/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 110013448 m, 199404 m/sec, 664909513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 474/2849 458/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 111125935 m, 222497 m/sec, 671575527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 479/2849 463/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 112283815 m, 231576 m/sec, 678066511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-02: EF true findpath[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-08: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2024-09: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-13: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000010000-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000010000-CTLFireability-2023-15: EG false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-05: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000010000-CTLFireability-2024-10: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 484/2849 465/2000 GPPP-PT-C0100N0000010000-CTLFireability-2024-07 112891068 m, 121450 m/sec, 681484720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0100N0000010000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0100N0000010000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605200426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0100N0000010000.tgz
mv GPPP-PT-C0100N0000010000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;