About the Execution of LoLA for GPPP-PT-C0100N0000001000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 428838.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605200420.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GPPP-PT-C0100N0000001000, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605200420
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 484K
-rw-r--r-- 1 mcc users 6.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 12 08:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 119K Apr 12 08:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 08:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Apr 12 08:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:46 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:46 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 17 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1 May 18 16:42 large_marking
-rw-r--r-- 1 mcc users 21K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-00
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-01
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-02
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-03
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-04
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-05
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-06
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-07
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-08
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-09
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-10
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-11
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-12
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-13
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-14
FORMULA_NAME GPPP-PT-C0100N0000001000-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717057873241
BK_STOP 1717058302079
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 GPPP-PT-C0100N0000001000-LTLFireability-06
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 406
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 GPPP-PT-C0100N0000001000-LTLFireability-11
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 GPPP-PT-C0100N0000001000-LTLFireability-10
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 406
[[35mlola[0m][I] fired transitions : 406
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 GPPP-PT-C0100N0000001000-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4831
[[35mlola[0m][I] fired transitions : 5844
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 GPPP-PT-C0100N0000001000-LTLFireability-13
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 406
[[35mlola[0m][I] fired transitions : 406
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 GPPP-PT-C0100N0000001000-LTLFireability-08
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 5/327 10/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 1424839 m, 284967 m/sec, 7735586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 10/327 19/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 2771134 m, 269259 m/sec, 15362375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 15/327 27/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 4030069 m, 251787 m/sec, 22750498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 20/327 36/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 5472104 m, 288407 m/sec, 30869756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 25/327 46/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 6928235 m, 291226 m/sec, 39179688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 30/327 55/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 8346006 m, 283554 m/sec, 47271061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 35/327 63/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 9673625 m, 265523 m/sec, 55761055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 40/327 71/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 10905466 m, 246368 m/sec, 64076942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 45/327 78/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 11981979 m, 215302 m/sec, 73285631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 50/327 84/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 12990499 m, 201704 m/sec, 81918206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 55/327 91/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 13995536 m, 201007 m/sec, 90520421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 60/327 97/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 14974820 m, 195856 m/sec, 98907287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 65/327 103/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 15956492 m, 196334 m/sec, 107315066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 70/327 109/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 16938478 m, 196397 m/sec, 115726136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 75/327 115/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 17903986 m, 193101 m/sec, 123989420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 80/327 122/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 18882185 m, 195639 m/sec, 132908846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 85/327 127/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 19776805 m, 178924 m/sec, 141635439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 90/327 133/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 20642829 m, 173204 m/sec, 150079821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 95/327 138/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 21493295 m, 170093 m/sec, 158376631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 100/327 143/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 22338260 m, 168993 m/sec, 166616707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 105/327 149/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 23251223 m, 182592 m/sec, 174807405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 110/327 155/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 24238074 m, 197370 m/sec, 182950370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 115/327 162/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 25230115 m, 198408 m/sec, 191140108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 120/327 168/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 26189718 m, 191920 m/sec, 199056126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 125/327 173/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 27128786 m, 187813 m/sec, 206805046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 130/327 181/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 28326297 m, 239502 m/sec, 214826576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 135/327 189/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 29470124 m, 228765 m/sec, 222786867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 140/327 194/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 30384525 m, 182880 m/sec, 231385860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 145/327 200/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 31253671 m, 173829 m/sec, 239560232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 150/327 205/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 32114862 m, 172238 m/sec, 247885227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 155/327 210/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 32891455 m, 155318 m/sec, 256042130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 160/327 215/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 33722998 m, 166308 m/sec, 263995782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 165/327 221/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 34571862 m, 169772 m/sec, 271638814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 170/327 229/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 35828134 m, 251254 m/sec, 279568608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 175/327 236/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 36904892 m, 215351 m/sec, 287854689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 180/327 241/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 37799902 m, 179002 m/sec, 296268298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 185/327 247/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 38669365 m, 173892 m/sec, 304445997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 190/327 252/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 39509217 m, 167970 m/sec, 312786802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 195/327 257/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 40275131 m, 153182 m/sec, 320833312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 200/327 262/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 41128233 m, 170620 m/sec, 328700025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 205/327 268/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 42074363 m, 189226 m/sec, 336385823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 210/327 276/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 43218750 m, 228877 m/sec, 344659623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 215/327 281/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 44123169 m, 180883 m/sec, 352804943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 220/327 287/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 44962290 m, 167824 m/sec, 360963295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 225/327 293/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 46015294 m, 210600 m/sec, 368658356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 230/327 299/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 46940819 m, 185105 m/sec, 376759570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 235/327 306/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 47933733 m, 198582 m/sec, 384443709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 240/327 310/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 48708392 m, 154931 m/sec, 392424312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 245/327 316/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 49582343 m, 174790 m/sec, 400190165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 250/327 323/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 50625017 m, 208534 m/sec, 408108028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 255/327 328/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 51541155 m, 183227 m/sec, 416138553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 260/327 334/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 52467392 m, 185247 m/sec, 424047033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 265/327 342/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 53661096 m, 238740 m/sec, 431824906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 270/327 350/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 54832988 m, 234378 m/sec, 439430200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 275/327 356/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 55881092 m, 209620 m/sec, 446744006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 280/327 363/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 56922103 m, 208202 m/sec, 453818618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 285/327 371/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 58186807 m, 252940 m/sec, 462124543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 290/327 379/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 59407270 m, 244092 m/sec, 470309074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 295/327 387/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 60596349 m, 237815 m/sec, 478285627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 300/327 395/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 61748376 m, 230405 m/sec, 486558123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 305/327 401/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 62796816 m, 209688 m/sec, 494422628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 310/327 408/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 63778918 m, 196420 m/sec, 503089866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 315/327 413/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 64648138 m, 173844 m/sec, 511825211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 320/327 418/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 65489600 m, 168292 m/sec, 520301087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 LTL EXCL 325/327 424/2000 GPPP-PT-C0100N0000001000-LTLFireability-08 66330161 m, 168112 m/sec, 528750737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C0100N0000001000-LTLFireability-07
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 GPPP-PT-C0100N0000001000-LTLFireability-08
[[35mlola[0m][I] time limit : 3270 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4598
[[35mlola[0m][I] fired transitions : 5593
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0100N0000001000-LTLFireability-05
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C0100N0000001000-LTLFireability-03
[[35mlola[0m][I] time limit : 408 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 406
[[35mlola[0m][I] fired transitions : 406
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C0100N0000001000-LTLFireability-02
[[35mlola[0m][I] time limit : 466 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for GPPP-PT-C0100N0000001000-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0100N0000001000-LTLFireability-00
[[35mlola[0m][I] time limit : 544 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/544 19/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 2887887 m, 577577 m/sec, 5037706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/544 33/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 5007287 m, 423880 m/sec, 9084280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/544 47/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 7167943 m, 432131 m/sec, 13016326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/544 61/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 9293028 m, 425017 m/sec, 16881769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/544 75/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 11415661 m, 424526 m/sec, 20737071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/544 88/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 13487401 m, 414348 m/sec, 24495795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/544 102/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 15573967 m, 417313 m/sec, 28282283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/544 115/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 17652548 m, 415716 m/sec, 32045876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/544 129/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 19706111 m, 410712 m/sec, 35760308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/544 142/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 21752377 m, 409253 m/sec, 39461648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/544 155/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 23763482 m, 402221 m/sec, 43096836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/544 168/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 25783664 m, 404036 m/sec, 46743733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/544 181/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 27786353 m, 400537 m/sec, 50356354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/544 194/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 29777910 m, 398311 m/sec, 53946638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/544 207/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 31758322 m, 396082 m/sec, 57514260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/544 220/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 33722485 m, 392832 m/sec, 61050848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/544 233/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 35697410 m, 394985 m/sec, 64600040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 752
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000001000-LTLFireability-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000001000-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000001000-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 93/544 242/2000 GPPP-PT-C0100N0000001000-LTLFireability-00 37155034 m, 291524 m/sec, 67225714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 765
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0100N0000001000"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0100N0000001000, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605200420"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0100N0000001000.tgz
mv GPPP-PT-C0100N0000001000 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;