About the Execution of LoLA for GPPP-PT-C0100N0000000100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.592 | 676673.00 | 680030.00 | 395.40 | F???????F?F??TT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605200412.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GPPP-PT-C0100N0000000100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605200412
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 556K
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 32K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:10 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K May 19 15:57 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 12 09:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 186K Apr 12 09:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 09:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K Apr 12 09:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:46 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:46 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 17 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1 May 18 16:42 large_marking
-rw-r--r-- 1 mcc users 21K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-00
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-01
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-02
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-03
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-04
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-05
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-06
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-07
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-08
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-09
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-10
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-11
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-12
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-13
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-14
FORMULA_NAME GPPP-PT-C0100N0000000100-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717057190252
FORMULA GPPP-PT-C0100N0000000100-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0100N0000000100-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717057866925
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 GPPP-PT-C0100N0000000100-LTLFireability-13
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0100N0000000100-LTLFireability-00
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 24 GPPP-PT-C0100N0000000100-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 12 GPPP-PT-C0100N0000000100-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 405
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 24 GPPP-PT-C0100N0000000100-LTLFireability-08
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for GPPP-PT-C0100N0000000100-LTLFireability-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 30 GPPP-PT-C0100N0000000100-LTLFireability-10
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 30 GPPP-PT-C0100N0000000100-LTLFireability-10
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 405
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 GPPP-PT-C0100N0000000100-LTLFireability-14
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 GPPP-PT-C0100N0000000100-LTLFireability-09
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for GPPP-PT-C0100N0000000100-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for GPPP-PT-C0100N0000000100-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/327 9/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 1352191 m, 270438 m/sec, 8939581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 10/327 18/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 2639754 m, 257512 m/sec, 17788254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 15/327 26/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 3872136 m, 246476 m/sec, 26316330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 20/327 34/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 5117805 m, 249133 m/sec, 34881359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 25/327 42/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 6330574 m, 242553 m/sec, 43241308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 30/327 49/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 7527643 m, 239413 m/sec, 51520993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 35/327 57/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 8705411 m, 235553 m/sec, 59650576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 40/327 65/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 9903076 m, 239533 m/sec, 67898479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 45/327 72/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 11087309 m, 236846 m/sec, 76053335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 50/327 80/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 12257191 m, 233976 m/sec, 84111192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 55/327 88/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 13414071 m, 231376 m/sec, 92091687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 60/327 95/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 14580653 m, 233316 m/sec, 100139014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 65/327 103/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 15732593 m, 230388 m/sec, 108086452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 70/327 110/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 16877612 m, 229003 m/sec, 115989854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 75/327 117/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 18018559 m, 228189 m/sec, 123861251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 80/327 125/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 19180466 m, 232381 m/sec, 131884051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 85/327 132/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 20330252 m, 229957 m/sec, 139817636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 90/327 140/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 21476528 m, 229255 m/sec, 147725294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 95/327 147/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 22613911 m, 227476 m/sec, 155569128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 100/327 155/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 23746342 m, 226486 m/sec, 163376918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 105/327 162/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 24870594 m, 224850 m/sec, 171126919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 110/327 169/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 25988594 m, 223600 m/sec, 178827386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 115/327 176/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 27104791 m, 223239 m/sec, 186515279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 120/327 184/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 28242258 m, 227493 m/sec, 194359658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 125/327 191/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 29362559 m, 224060 m/sec, 202087779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 130/327 198/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 30472523 m, 221992 m/sec, 209739140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 135/327 205/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 31571966 m, 219888 m/sec, 217325859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 140/327 213/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 32680812 m, 221769 m/sec, 224973546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 145/327 220/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 33776360 m, 219109 m/sec, 232558892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 150/327 227/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 34875067 m, 219741 m/sec, 240130252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 155/327 234/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 35957709 m, 216528 m/sec, 247586967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 160/327 241/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 37086320 m, 225722 m/sec, 255365764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 165/327 248/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 38200752 m, 222886 m/sec, 263041778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 170/327 256/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 39311842 m, 222218 m/sec, 270703347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 175/327 263/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 40414055 m, 220442 m/sec, 278299179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 180/327 270/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 41524599 m, 222108 m/sec, 285965244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 185/327 277/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 42629978 m, 221075 m/sec, 293589489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 190/327 284/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 43734805 m, 220965 m/sec, 301236410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 195/327 291/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 44820095 m, 217058 m/sec, 308721034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 200/327 299/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 45932343 m, 222449 m/sec, 316386111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 205/327 306/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 47032518 m, 220035 m/sec, 323960689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 210/327 313/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 48127459 m, 218988 m/sec, 331501194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 215/327 320/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 49194497 m, 213407 m/sec, 338861942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 220/327 327/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 50277691 m, 216638 m/sec, 346359775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 225/327 334/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 51352765 m, 215014 m/sec, 353772447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 230/327 341/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 52429309 m, 215308 m/sec, 361178293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 235/327 348/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 53495387 m, 213215 m/sec, 368516514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 240/327 355/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 54578900 m, 216702 m/sec, 375996693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 245/327 362/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 55684813 m, 221182 m/sec, 383647413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 250/327 369/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 56849578 m, 232953 m/sec, 392150949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 255/327 377/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 57962142 m, 222512 m/sec, 400630477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 260/327 384/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 59044988 m, 216569 m/sec, 408897846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 265/327 390/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 60107471 m, 212496 m/sec, 416996695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 270/327 397/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 61165768 m, 211659 m/sec, 425061851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 275/327 404/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 62208660 m, 208578 m/sec, 433012780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 280/327 411/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 63238491 m, 205966 m/sec, 440858239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 285/327 417/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 64263501 m, 205002 m/sec, 448662067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 290/327 424/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 65271850 m, 201669 m/sec, 456346372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 295/327 431/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 66299653 m, 205560 m/sec, 464186658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 300/327 437/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 67320772 m, 204223 m/sec, 471976097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 305/327 444/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 68327766 m, 201398 m/sec, 479642548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 310/327 450/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 69321569 m, 198760 m/sec, 487214288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 315/327 457/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 70306359 m, 196958 m/sec, 494734256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 320/327 463/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 71309689 m, 200666 m/sec, 502369144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 325/327 470/2000 GPPP-PT-C0100N0000000100-LTLFireability-09 72289949 m, 196052 m/sec, 509854353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C0100N0000000100-LTLFireability-07
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 GPPP-PT-C0100N0000000100-LTLFireability-09
[[35mlola[0m][I] time limit : 3270 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 405
[[35mlola[0m][I] fired transitions : 405
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 GPPP-PT-C0100N0000000100-LTLFireability-06
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0100N0000000100-LTLFireability-05
[[35mlola[0m][I] time limit : 408 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for GPPP-PT-C0100N0000000100-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 419
[[35mlola[0m][I] fired transitions : 423
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C0100N0000000100-LTLFireability-03
[[35mlola[0m][I] time limit : 466 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/466 9/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 1399061 m, 279812 m/sec, 9045818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/466 18/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 2708415 m, 261870 m/sec, 17796177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/466 26/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 3967107 m, 251738 m/sec, 26333902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/466 34/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 5232067 m, 252992 m/sec, 34803587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/466 42/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 6486834 m, 250953 m/sec, 43173886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/466 50/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 7699074 m, 242448 m/sec, 51396475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/466 58/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 8926492 m, 245483 m/sec, 59578960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/466 65/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 10115342 m, 237770 m/sec, 67630692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/466 73/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 11329304 m, 242792 m/sec, 75714147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/466 81/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 12526404 m, 239420 m/sec, 83804887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/466 89/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 13726941 m, 240107 m/sec, 91816386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/466 96/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 14896522 m, 233916 m/sec, 99732138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/466 104/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 16057157 m, 232127 m/sec, 107563119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/466 111/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 17255682 m, 239705 m/sec, 115566549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/466 119/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 18415681 m, 231999 m/sec, 123396758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/466 126/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 19592514 m, 235366 m/sec, 131222034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/466 134/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 20744587 m, 230414 m/sec, 139003973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/466 141/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 21898460 m, 230774 m/sec, 146794636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/466 149/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 23089005 m, 238109 m/sec, 154764563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/466 156/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 24252476 m, 232694 m/sec, 162573903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/466 164/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 25405743 m, 230653 m/sec, 170364254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/466 171/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 26578233 m, 234498 m/sec, 178198823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/466 179/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 27721857 m, 228724 m/sec, 185917527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/466 186/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 28856173 m, 226863 m/sec, 193545859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/466 193/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 30005088 m, 229783 m/sec, 201220792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 130/466 200/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 31143068 m, 227596 m/sec, 208861278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 135/466 208/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 32250826 m, 221551 m/sec, 216342999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 140/466 215/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 33418685 m, 233571 m/sec, 224114446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 145/466 222/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 34560570 m, 228377 m/sec, 231832805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 150/466 230/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 35690856 m, 226057 m/sec, 239458773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 155/466 237/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 36834109 m, 228650 m/sec, 247056553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 160/466 244/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 37946790 m, 222536 m/sec, 254576764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 165/466 252/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 39088543 m, 228350 m/sec, 262242591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 170/466 259/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 40203865 m, 223064 m/sec, 269777492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 175/466 266/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 41337593 m, 226745 m/sec, 277310177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 180/466 273/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 42442838 m, 221049 m/sec, 284786183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 185/466 280/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 43544277 m, 220287 m/sec, 292192535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 190/466 287/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 44690444 m, 229233 m/sec, 299919414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 195/466 295/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 45842363 m, 230383 m/sec, 307576869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 200/466 302/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 46966545 m, 224836 m/sec, 315177029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 205/466 309/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 48080084 m, 222707 m/sec, 322671793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 210/466 316/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 49187107 m, 221404 m/sec, 330134855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 215/466 324/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 50330637 m, 228706 m/sec, 337732076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 220/466 331/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 51436494 m, 221171 m/sec, 345210995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 225/466 338/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 52549847 m, 222670 m/sec, 352678768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 230/466 345/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 53639433 m, 217917 m/sec, 360040873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 235/466 352/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 54733274 m, 218768 m/sec, 367397807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 240/466 359/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 55874966 m, 228338 m/sec, 375030247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 245/466 366/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 56969349 m, 218876 m/sec, 382379414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 250/466 373/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 58069130 m, 219956 m/sec, 389757169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 255/466 380/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 59172271 m, 220628 m/sec, 397207119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 260/466 388/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 60285200 m, 222585 m/sec, 404644936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 265/466 395/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 61391223 m, 221204 m/sec, 412053877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 270/466 402/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 62474004 m, 216556 m/sec, 419353624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 275/466 409/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 63585016 m, 222202 m/sec, 426813980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 280/466 416/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 64678892 m, 218775 m/sec, 434198904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 285/466 423/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 65768370 m, 217895 m/sec, 441534687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 290/466 430/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 66924700 m, 231266 m/sec, 449262248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 295/466 438/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 68090696 m, 233199 m/sec, 457165705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 300/466 445/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 69270213 m, 235903 m/sec, 465835709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 305/466 453/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 70396250 m, 225207 m/sec, 474213980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 310/466 460/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 71506408 m, 222031 m/sec, 482451915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 315/466 467/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 72596207 m, 217959 m/sec, 490537557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 320/466 474/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 73666168 m, 213992 m/sec, 498472935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 325/466 480/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 74732865 m, 213339 m/sec, 506359336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 330/466 487/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 75779800 m, 209387 m/sec, 514173478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 335/466 494/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 76823217 m, 208683 m/sec, 521889621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0100N0000000100-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0100N0000000100-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-04: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0100N0000000100-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 340/466 496/2000 GPPP-PT-C0100N0000000100-LTLFireability-03 77209258 m, 77208 m/sec, 524772546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 410 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0100N0000000100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0100N0000000100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605200412"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0100N0000000100.tgz
mv GPPP-PT-C0100N0000000100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;