About the Execution of LoLA for GPPP-PT-C0010N0000000010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16186.399 | 369369.00 | 372731.00 | 1177.70 | ??F????FTFFFFF?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605100380.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GPPP-PT-C0010N0000000010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605100380
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:46 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Apr 22 14:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 09:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Apr 12 09:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 12 09:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 85K Apr 12 09:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:46 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:46 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 17 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1 May 18 16:42 large_marking
-rw-r--r-- 1 mcc users 21K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-00
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-01
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-02
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-03
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-04
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-05
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-06
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-07
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-08
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-09
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-10
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-11
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-12
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-13
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-14
FORMULA_NAME GPPP-PT-C0010N0000000010-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717055590237
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0010N0000000010-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717055959606
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 62 (type CNST) for 59 GPPP-PT-C0010N0000000010-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 62 (type CNST) for GPPP-PT-C0010N0000000010-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 25 GPPP-PT-C0010N0000000010-LTLFireability-07
[[35mlola[0m][I] time limit : 112 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for GPPP-PT-C0010N0000000010-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 406
[[35mlola[0m][I] fired transitions : 482
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-30 07:53:10] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 55 (type CNST) for 52 GPPP-PT-C0010N0000000010-LTLFireability-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C0010N0000000010-LTLFireability-02
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 55 (type CNST) for GPPP-PT-C0010N0000000010-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for GPPP-PT-C0010N0000000010-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1918
[[35mlola[0m][I] fired transitions : 4587
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 45 GPPP-PT-C0010N0000000010-LTLFireability-11
[[35mlola[0m][I] time limit : 171 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for GPPP-PT-C0010N0000000010-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 672
[[35mlola[0m][I] fired transitions : 711
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 38 GPPP-PT-C0010N0000000010-LTLFireability-10
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for GPPP-PT-C0010N0000000010-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 478
[[35mlola[0m][I] fired transitions : 792
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 GPPP-PT-C0010N0000000010-LTLFireability-09
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for GPPP-PT-C0010N0000000010-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 GPPP-PT-C0010N0000000010-LTLFireability-08
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for GPPP-PT-C0010N0000000010-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 GPPP-PT-C0010N0000000010-LTLFireability-06
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for GPPP-PT-C0010N0000000010-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 18 GPPP-PT-C0010N0000000010-LTLFireability-06
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 81 (type FNDP) for 73 GPPP-PT-C0010N0000000010-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 73 GPPP-PT-C0010N0000000010-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type FNDP) for GPPP-PT-C0010N0000000010-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 82 (type EQUN) for GPPP-PT-C0010N0000000010-LTLFireability-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for GPPP-PT-C0010N0000000010-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 5/514 16/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 2372860 m, 474572 m/sec, 7377395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 10/514 30/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 4538491 m, 433126 m/sec, 14418874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 15/514 44/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 6640761 m, 420454 m/sec, 21273079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 20/514 57/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 8688852 m, 409618 m/sec, 28001072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 25/514 70/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 10739288 m, 410087 m/sec, 34677208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 30/514 83/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 12775760 m, 407294 m/sec, 41287403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 35/514 97/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 14814616 m, 407771 m/sec, 47839756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 40/514 110/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 16900919 m, 417260 m/sec, 54368422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 45/514 125/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 19120792 m, 443974 m/sec, 60924164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 50/514 136/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 20933018 m, 362445 m/sec, 66836055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 55/514 146/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 22472602 m, 307916 m/sec, 72169264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 60/514 156/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 23944172 m, 294314 m/sec, 77281642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 65/514 165/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 25387081 m, 288581 m/sec, 82293867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 70/514 174/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 26819271 m, 286438 m/sec, 87260613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 75/514 184/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 28274323 m, 291010 m/sec, 92262114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 80/514 193/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 29732998 m, 291735 m/sec, 97270996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 85/514 203/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 31224301 m, 298260 m/sec, 102318471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 90/514 213/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 32784034 m, 311946 m/sec, 107451096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 95/514 224/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 34484322 m, 340057 m/sec, 112905073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 100/514 234/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 35991502 m, 301436 m/sec, 118096377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 105/514 243/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 37367103 m, 275120 m/sec, 122917315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 110/514 252/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 38704133 m, 267406 m/sec, 127643056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 115/514 260/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 40025668 m, 264307 m/sec, 132307280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 120/514 269/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 41368088 m, 268484 m/sec, 137032532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 125/514 278/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 42703658 m, 267114 m/sec, 141719079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 130/514 286/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 44045600 m, 268388 m/sec, 146418482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 135/514 295/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 45432989 m, 277477 m/sec, 151198307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 140/514 304/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 46854861 m, 284374 m/sec, 156020516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 145/514 314/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 48367961 m, 302620 m/sec, 161028017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 150/514 325/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 49965809 m, 319569 m/sec, 166316978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 155/514 334/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 51340094 m, 274857 m/sec, 171138146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 160/514 342/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 52655295 m, 263040 m/sec, 175781239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 165/514 350/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 53935569 m, 256054 m/sec, 180331749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 170/514 359/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 55217326 m, 256351 m/sec, 184869841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 175/514 367/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 56498550 m, 256244 m/sec, 189396256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 180/514 375/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 57782322 m, 256754 m/sec, 193917082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 185/514 384/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 59109663 m, 265468 m/sec, 198524193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 190/514 393/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 60495503 m, 277168 m/sec, 203258485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 195/514 402/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 61948266 m, 290552 m/sec, 208128265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 200/514 413/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 63528081 m, 315963 m/sec, 213384761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 205/514 422/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 64931589 m, 280701 m/sec, 218305821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 210/514 430/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 66279441 m, 269570 m/sec, 223063025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 215/514 439/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 67579218 m, 259955 m/sec, 227671018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 220/514 447/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 68874104 m, 258977 m/sec, 232256099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 225/514 456/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 70191963 m, 263571 m/sec, 236879896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 230/514 464/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 71522707 m, 266148 m/sec, 241520397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 235/514 474/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 72939072 m, 283273 m/sec, 246339698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 240/514 483/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 74431387 m, 298463 m/sec, 251323551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 245/514 494/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 76032621 m, 320246 m/sec, 256688232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 250/514 503/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 77449511 m, 283378 m/sec, 261651596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 255/514 512/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 78790823 m, 268262 m/sec, 266387517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 260/514 520/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 80119342 m, 265703 m/sec, 271064547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 265/514 529/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 81443193 m, 264770 m/sec, 275706347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 270/514 538/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 82796283 m, 270618 m/sec, 280387558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 275/514 547/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 84217986 m, 284340 m/sec, 285188390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 280/514 557/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 85725464 m, 301495 m/sec, 290205970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 285/514 567/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 87271992 m, 309305 m/sec, 295464951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 290/514 576/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 88643395 m, 274280 m/sec, 300261331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 295/514 584/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 89984437 m, 268208 m/sec, 304943249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 300/514 593/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 91303982 m, 263909 m/sec, 309562559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 305/514 602/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 92657053 m, 270614 m/sec, 314217539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 310/514 611/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 94080321 m, 284653 m/sec, 319006658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 315/514 621/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 95637228 m, 311381 m/sec, 324158457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 320/514 631/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 97144420 m, 301438 m/sec, 329343332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 325/514 640/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 98553286 m, 281773 m/sec, 334233567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 330/514 649/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 99918552 m, 273053 m/sec, 338981146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 335/514 658/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 101299329 m, 276155 m/sec, 343707620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 340/514 667/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 102752379 m, 290610 m/sec, 348578994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 345/514 677/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 104358450 m, 321214 m/sec, 353913001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 350/514 687/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 105837661 m, 295842 m/sec, 359023070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 355/514 696/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 107245043 m, 281476 m/sec, 363901474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 360/514 705/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 108656840 m, 282359 m/sec, 368719081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0010N0000000010-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-10: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-12: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0010N0000000010-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-06: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0010N0000000010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 21 LTL EXCL 365/514 715/2000 GPPP-PT-C0010N0000000010-LTLFireability-06 110124183 m, 293468 m/sec, 373630921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0010N0000000010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0010N0000000010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605100380"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0010N0000000010.tgz
mv GPPP-PT-C0010N0000000010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;