About the Execution of LoLA for GPPP-PT-C0001N0000000010
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
703.771 | 34235.00 | 35274.00 | 248.20 | TFFTTTFTFFFTFFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640605000338.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is GPPP-PT-C0001N0000000010, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640605000338
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 544K
-rw-r--r-- 1 mcc users 6.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 68K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:46 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:46 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:46 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 12 08:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Apr 12 08:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 12 08:43 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 12 08:43 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:46 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:46 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 17 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1 May 18 16:42 large_marking
-rw-r--r-- 1 mcc users 21K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-00
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-01
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-02
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-03
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-04
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-05
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-06
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-07
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-08
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-09
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-10
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2024-11
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2023-12
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2023-13
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2023-14
FORMULA_NAME GPPP-PT-C0001N0000000010-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717053363169
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2023-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA GPPP-PT-C0001N0000000010-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-00: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-06: EFAG false tscc_search[0m
[[35mlola[0m] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-08: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-09: CONJ false CTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-14: DISJ false DISJ[0m
[[35mlola[0m] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2023-15: F true state space / EG[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 34 secs. Pages in use: 7
BK_STOP 1717053397404
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 27 GPPP-PT-C0001N0000000010-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 150 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 GPPP-PT-C0001N0000000010-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for GPPP-PT-C0001N0000000010-CTLFireability-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 18 GPPP-PT-C0001N0000000010-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 18 GPPP-PT-C0001N0000000010-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for GPPP-PT-C0001N0000000010-CTLFireability-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 53 GPPP-PT-C0001N0000000010-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for GPPP-PT-C0001N0000000010-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for GPPP-PT-C0001N0000000010-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-06: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-09: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2023-14: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2023-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/211 5/2000 GPPP-PT-C0001N0000000010-CTLFireability-2024-09 973200 m, 194640 m/sec, 8673142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1655346
[[35mlola[0m][I] fired transitions : 14575722
[[35mlola[0m][I] time used : 9
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 GPPP-PT-C0001N0000000010-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 46 GPPP-PT-C0001N0000000010-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 GPPP-PT-C0001N0000000010-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 10
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 GPPP-PT-C0001N0000000010-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5426
[[35mlola[0m][I] fired transitions : 22059
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 GPPP-PT-C0001N0000000010-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-09: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-14: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-06: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2023-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 1/326 2/2000 GPPP-PT-C0001N0000000010-CTLFireability-2024-10 352666 m, 70533 m/sec, 1879624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 587664
[[35mlola[0m][I] fired transitions : 3183090
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 GPPP-PT-C0001N0000000010-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-09: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-14: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-06: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2023-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 4/358 5/2000 GPPP-PT-C0001N0000000010-CTLFireability-2024-07 1020459 m, 204091 m/sec, 7774739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1655346
[[35mlola[0m][I] fired transitions : 13343575
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 GPPP-PT-C0001N0000000010-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-09: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-14: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-06: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2023-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 2/398 2/2000 GPPP-PT-C0001N0000000010-CTLFireability-2024-04 476181 m, 95236 m/sec, 3177925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-09: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-14: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-04: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-06: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2023-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 13 CTL EXCL 7/398 7/2000 GPPP-PT-C0001N0000000010-CTLFireability-2024-04 1542091 m, 213182 m/sec, 10419736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1655346
[[35mlola[0m][I] fired transitions : 11210611
[[35mlola[0m][I] time used : 8
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 GPPP-PT-C0001N0000000010-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5419
[[35mlola[0m][I] fired transitions : 46621
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 GPPP-PT-C0001N0000000010-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 510 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 350658
[[35mlola[0m][I] fired transitions : 1138176
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 GPPP-PT-C0001N0000000010-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 595 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-04: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-09: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mGPPP-PT-C0001N0000000010-CTLFireability-2024-11: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mGPPP-PT-C0001N0000000010-CTLFireability-2023-14: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-06: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] GPPP-PT-C0001N0000000010-CTLFireability-2023-15: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 4/595 5/2000 GPPP-PT-C0001N0000000010-CTLFireability-2024-01 972514 m, 194502 m/sec, 6567176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1655346
[[35mlola[0m][I] fired transitions : 11211304
[[35mlola[0m][I] time used : 7
[[35mlola[0m][I] memory pages used : 7
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 GPPP-PT-C0001N0000000010-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 713 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 18 GPPP-PT-C0001N0000000010-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 891 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1537
[[35mlola[0m][I] fired transitions : 4316
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 53 GPPP-PT-C0001N0000000010-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 1189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 GPPP-PT-C0001N0000000010-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 1783 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5958
[[35mlola[0m][I] fired transitions : 25934
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 GPPP-PT-C0001N0000000010-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 3567 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for GPPP-PT-C0001N0000000010-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 298452
[[35mlola[0m][I] fired transitions : 1258367
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 2
[[35mlola[0m][I] Portfolio finished: no open formulas
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="GPPP-PT-C0001N0000000010"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is GPPP-PT-C0001N0000000010, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640605000338"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/GPPP-PT-C0001N0000000010.tgz
mv GPPP-PT-C0001N0000000010 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;