MCC'2024- Execution of r181-tall-171640604600147

About the Execution of LoLA for FlexibleBarrier-PT-22a

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16199.336	258890.00	262346.00	921.20	FF???F??????F???	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604600147.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-22a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604600147
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 824K
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.7K Apr 13 12:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 99K Apr 13 12:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Apr 13 12:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Apr 13 12:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 384K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-00
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-01
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-02
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-03
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-04
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-05
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-06
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-07
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-08
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-09
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-10
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-11
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-12
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-13
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-14
FORMULA_NAME FlexibleBarrier-PT-22a-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717024925151

FORMULA FlexibleBarrier-PT-22a-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-22a-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-22a-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-22a-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717025184041

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/FNDP) for 0 FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/EQUN) for 0 FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 0 FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/FNDP) for FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for FlexibleBarrier-PT-22a-LTLCardinality-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 64 (type SRCH) for FlexibleBarrier-PT-22a-LTLCardinality-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 3 FlexibleBarrier-PT-22a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for FlexibleBarrier-PT-22a-LTLCardinality-01
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 46
[[35mlola[0m][I] fired transitions : 46
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 10 FlexibleBarrier-PT-22a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/SRCH) for FlexibleBarrier-PT-22a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 25 FlexibleBarrier-PT-22a-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/EQUN) for FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 19 FlexibleBarrier-PT-22a-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for FlexibleBarrier-PT-22a-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 37 FlexibleBarrier-PT-22a-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for FlexibleBarrier-PT-22a-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 0 FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 0 FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 0 FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for FlexibleBarrier-PT-22a-LTLCardinality-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for FlexibleBarrier-PT-22a-LTLCardinality-00 (obsolete)
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 FlexibleBarrier-PT-22a-LTLCardinality-01
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 50 FlexibleBarrier-PT-22a-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for FlexibleBarrier-PT-22a-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 50 FlexibleBarrier-PT-22a-LTLCardinality-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for FlexibleBarrier-PT-22a-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for FlexibleBarrier-PT-22a-LTLCardinality-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 FlexibleBarrier-PT-22a-LTLCardinality-12
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for FlexibleBarrier-PT-22a-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for FlexibleBarrier-PT-22a-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 FlexibleBarrier-PT-22a-LTLCardinality-02
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for FlexibleBarrier-PT-22a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FlexibleBarrier-PT-22a-LTLCardinality-07
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for FlexibleBarrier-PT-22a-LTLCardinality-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for FlexibleBarrier-PT-22a-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 27306
[[35mlola[0m][I] fired transitions : 72153
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/327 6/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 895840 m, 179168 m/sec, 3446465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/327 13/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 1898885 m, 200609 m/sec, 6960177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/327 19/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 2919108 m, 204044 m/sec, 10494818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 20/327 26/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 3899608 m, 196100 m/sec, 13980864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 25/327 32/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 4889803 m, 198039 m/sec, 17454124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 30/327 38/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 5838681 m, 189775 m/sec, 20822926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 35/327 45/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 6839585 m, 200180 m/sec, 24236302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 40/327 51/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 7789968 m, 190076 m/sec, 27658174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 45/327 58/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 8774317 m, 196869 m/sec, 31131840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 50/327 64/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 9783192 m, 201775 m/sec, 34554621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 55/327 71/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 10767544 m, 196870 m/sec, 37899033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 60/327 77/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 11712768 m, 189044 m/sec, 41200923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 65/327 83/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 12700509 m, 197548 m/sec, 44527187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 70/327 90/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 13700942 m, 200086 m/sec, 47842737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 75/327 96/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 14669567 m, 193725 m/sec, 51128834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 80/327 102/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 15648376 m, 195761 m/sec, 54422108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 85/327 109/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 16609222 m, 192169 m/sec, 57674822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 90/327 115/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 17552422 m, 188640 m/sec, 60895917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 95/327 121/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 18555535 m, 200622 m/sec, 64271222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 100/327 127/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 19502075 m, 189308 m/sec, 67694459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 105/327 134/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 20487414 m, 197067 m/sec, 71026740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 110/327 140/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 21471109 m, 196739 m/sec, 74326919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 115/327 146/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 22394537 m, 184685 m/sec, 77595758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 120/327 153/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 23345452 m, 190183 m/sec, 80856021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 125/327 159/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 24312493 m, 193408 m/sec, 84101477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 130/327 165/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 25259493 m, 189400 m/sec, 87312228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 135/327 171/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 26236313 m, 195364 m/sec, 90542260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 140/327 178/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 27201254 m, 192988 m/sec, 93756909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 145/327 183/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 28095676 m, 178884 m/sec, 96944214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 150/327 190/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 29034581 m, 187781 m/sec, 100140616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 155/327 196/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 29959886 m, 185061 m/sec, 103359514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 160/327 202/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 30897438 m, 187510 m/sec, 106488772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 165/327 208/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 31839930 m, 188498 m/sec, 109699809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 170/327 214/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 32763314 m, 184676 m/sec, 113060651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 175/327 220/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 33727417 m, 192820 m/sec, 116381970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 180/327 226/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 34682509 m, 191018 m/sec, 119595329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 185/327 232/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 35543332 m, 172164 m/sec, 122797182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 190/327 238/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 36510706 m, 193474 m/sec, 126000965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 195/327 245/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 37491638 m, 196186 m/sec, 129225707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 200/327 251/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 38436490 m, 188970 m/sec, 132413045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 205/327 257/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 39369265 m, 186555 m/sec, 135605507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 210/327 263/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 40297616 m, 185670 m/sec, 138740746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 215/327 269/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 41221309 m, 184738 m/sec, 141876855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 220/327 275/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 42134654 m, 182669 m/sec, 144976332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 225/327 281/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 43047042 m, 182477 m/sec, 148076467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 230/327 287/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 44022251 m, 195041 m/sec, 151288121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 235/327 294/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 45049898 m, 205529 m/sec, 154523252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 240/327 300/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 46053507 m, 200721 m/sec, 157664303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 245/327 307/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 47059592 m, 201217 m/sec, 160789365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 250/327 313/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 48050486 m, 198178 m/sec, 163867789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-00: AG false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-22a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-22a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-11: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-14: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-22a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 255/327 320/2000 FlexibleBarrier-PT-22a-LTLCardinality-07 49025928 m, 195088 m/sec, 166897070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 404 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-22a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-22a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604600147"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-22a.tgz
mv FlexibleBarrier-PT-22a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;