About the Execution of LoLA for FlexibleBarrier-PT-20a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.279 | 492092.00 | 489164.00 | 1861.00 | FTF?TTF?FFFTFFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604600131.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-20a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604600131
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 744K
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Apr 13 12:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Apr 13 12:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Apr 13 12:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 13 12:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 321K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-00
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-01
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-02
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-03
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-04
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-05
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-06
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-07
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-08
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-09
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-10
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-11
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-12
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-13
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-14
FORMULA_NAME FlexibleBarrier-PT-20a-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717022930154
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717023422246
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 12 FlexibleBarrier-PT-20a-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for FlexibleBarrier-PT-20a-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 12
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 FlexibleBarrier-PT-20a-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for FlexibleBarrier-PT-20a-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 38 (type CNST) for 37 FlexibleBarrier-PT-20a-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 38 (type CNST) for FlexibleBarrier-PT-20a-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] planning for FlexibleBarrier-PT-20a-LTLCardinality-04 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/SRCH) for 18 FlexibleBarrier-PT-20a-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type SKEL/SRCH) for FlexibleBarrier-PT-20a-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 FlexibleBarrier-PT-20a-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for FlexibleBarrier-PT-20a-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/FNDP) for 30 FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/EQUN) for 30 FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/SRCH) for 30 FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/FNDP) for FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 57 (type EQUN) for FlexibleBarrier-PT-20a-LTLCardinality-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type SRCH) for FlexibleBarrier-PT-20a-LTLCardinality-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/SRCH) for FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 40 FlexibleBarrier-PT-20a-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 FlexibleBarrier-PT-20a-LTLCardinality-05
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 30 FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 30 FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/SRCH) for FlexibleBarrier-PT-20a-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 30 FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for FlexibleBarrier-PT-20a-LTLCardinality-06 stopped (result already fixed).
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for FlexibleBarrier-PT-20a-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FlexibleBarrier-PT-20a-LTLCardinality-01
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for FlexibleBarrier-PT-20a-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 30 FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for FlexibleBarrier-PT-20a-LTLCardinality-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for FlexibleBarrier-PT-20a-LTLCardinality-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 FlexibleBarrier-PT-20a-LTLCardinality-08
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for FlexibleBarrier-PT-20a-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 FlexibleBarrier-PT-20a-LTLCardinality-02
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 49 FlexibleBarrier-PT-20a-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for FlexibleBarrier-PT-20a-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for FlexibleBarrier-PT-20a-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 FlexibleBarrier-PT-20a-LTLCardinality-14
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for FlexibleBarrier-PT-20a-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33
[[35mlola[0m][I] fired transitions : 38
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 FlexibleBarrier-PT-20a-LTLCardinality-12
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for FlexibleBarrier-PT-20a-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 FlexibleBarrier-PT-20a-LTLCardinality-09
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for FlexibleBarrier-PT-20a-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 FlexibleBarrier-PT-20a-LTLCardinality-07
[[35mlola[0m][I] time limit : 1799 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/EQUN) for FlexibleBarrier-PT-20a-LTLCardinality-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/1799 6/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 805980 m, 161196 m/sec, 3722391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/1799 10/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 1525765 m, 143957 m/sec, 7392619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/1799 15/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 2171456 m, 129138 m/sec, 10906368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/1799 20/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 2992905 m, 164289 m/sec, 14751414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/1799 25/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 3732356 m, 147890 m/sec, 18443937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/1799 30/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 4513823 m, 156293 m/sec, 22206737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/1799 34/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 5170800 m, 131395 m/sec, 25696413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/1799 38/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 5832807 m, 132401 m/sec, 29216403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/1799 42/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 6455060 m, 124450 m/sec, 32647229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/1799 46/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 7036312 m, 116250 m/sec, 35987633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 55/1799 50/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 7620150 m, 116767 m/sec, 39313130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 60/1799 54/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 8253113 m, 126592 m/sec, 42739080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 65/1799 58/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 8837031 m, 116783 m/sec, 46068880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 70/1799 62/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 9394535 m, 111500 m/sec, 49337688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 75/1799 65/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 9938250 m, 108743 m/sec, 52562049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 80/1799 69/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 10504438 m, 113237 m/sec, 55848841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 85/1799 72/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 11061056 m, 111323 m/sec, 59116812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 90/1799 76/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 11596937 m, 107176 m/sec, 62291944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 95/1799 79/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 12130941 m, 106800 m/sec, 65487026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 100/1799 83/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 12638644 m, 101540 m/sec, 68612208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 105/1799 87/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 13303554 m, 132982 m/sec, 72126412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 110/1799 92/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 14077757 m, 154840 m/sec, 75909806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 115/1799 96/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 14759363 m, 136321 m/sec, 79499378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 120/1799 100/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 15389589 m, 126045 m/sec, 82972640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 125/1799 105/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 16059293 m, 133940 m/sec, 86506995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 130/1799 109/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 16656243 m, 119390 m/sec, 89891262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 135/1799 113/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 17256248 m, 120001 m/sec, 93279237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 140/1799 116/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 17849142 m, 118578 m/sec, 96649988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 145/1799 120/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 18415666 m, 113304 m/sec, 99971183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 150/1799 124/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 18983028 m, 113472 m/sec, 103279670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 155/1799 128/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 19567236 m, 116841 m/sec, 106614340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 160/1799 131/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 20124115 m, 111375 m/sec, 109888595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 165/1799 135/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 20663432 m, 107863 m/sec, 113124544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 170/1799 138/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 21197975 m, 106908 m/sec, 116326196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 175/1799 142/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 21741480 m, 108701 m/sec, 119533812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 180/1799 146/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 22367522 m, 125208 m/sec, 122901284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 185/1799 151/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 23144756 m, 155446 m/sec, 126617818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 190/1799 155/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 23797776 m, 130604 m/sec, 130075789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 195/1799 160/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 24549113 m, 150267 m/sec, 133716737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 200/1799 165/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 25262315 m, 142640 m/sec, 137237535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 205/1799 168/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 25856861 m, 118909 m/sec, 140536097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 210/1799 172/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 26425728 m, 113773 m/sec, 143789191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 215/1799 176/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 27048247 m, 124503 m/sec, 147158837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 220/1799 180/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 27580517 m, 106454 m/sec, 150353205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 225/1799 184/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 28213990 m, 126694 m/sec, 153698259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 230/1799 187/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 28729653 m, 103132 m/sec, 156832967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 235/1799 190/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 29213872 m, 96843 m/sec, 159759961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 240/1799 193/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 29709220 m, 99069 m/sec, 162815506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 245/1799 197/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 30222889 m, 102733 m/sec, 165944768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 250/1799 201/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 30813260 m, 118074 m/sec, 169179041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 255/1799 204/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 31321159 m, 101579 m/sec, 172278397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 260/1799 208/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 31879561 m, 111680 m/sec, 175444428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 265/1799 211/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 32434663 m, 111020 m/sec, 178629067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 270/1799 214/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 32953188 m, 103705 m/sec, 181733987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 275/1799 218/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 33470555 m, 103473 m/sec, 184875103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 280/1799 221/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 33970173 m, 99923 m/sec, 187984065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 285/1799 225/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 34499905 m, 105946 m/sec, 191137317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 290/1799 228/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 34986231 m, 97265 m/sec, 194182795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 295/1799 231/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 35463607 m, 95475 m/sec, 197203999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 300/1799 234/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 35992578 m, 105794 m/sec, 200330600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 305/1799 238/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 36529330 m, 107350 m/sec, 203438431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 310/1799 241/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 37027224 m, 99578 m/sec, 206522047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 315/1799 244/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 37440687 m, 82692 m/sec, 209126638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 320/1799 247/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 37944872 m, 100837 m/sec, 212129252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 325/1799 250/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 38465572 m, 104140 m/sec, 215160263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 330/1799 253/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 38943009 m, 95487 m/sec, 218033512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 335/1799 256/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 39415027 m, 94403 m/sec, 220995988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 340/1799 260/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 39909021 m, 98798 m/sec, 224010138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 345/1799 263/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 40419864 m, 102168 m/sec, 227034977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 350/1799 266/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 40915390 m, 99105 m/sec, 230004680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 355/1799 269/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 41418903 m, 100702 m/sec, 233022938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 360/1799 273/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 41936371 m, 103493 m/sec, 236086785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 365/1799 276/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 42401426 m, 93011 m/sec, 239014014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 370/1799 279/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 42886263 m, 96967 m/sec, 242008089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 375/1799 282/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 43380059 m, 98759 m/sec, 245001818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 380/1799 285/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 43867217 m, 97431 m/sec, 247985733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 385/1799 289/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 44393161 m, 105188 m/sec, 251032754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 390/1799 292/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 44854563 m, 92280 m/sec, 253989342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 395/1799 295/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 45337707 m, 96628 m/sec, 256953864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 400/1799 298/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 45815908 m, 95640 m/sec, 259901155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 405/1799 301/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 46289244 m, 94667 m/sec, 262848092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 410/1799 304/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 46783305 m, 98812 m/sec, 265828328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 415/1799 307/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 47274354 m, 98209 m/sec, 268800988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 420/1799 310/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 47737980 m, 92725 m/sec, 271751317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 425/1799 314/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 48218846 m, 96173 m/sec, 274757466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 430/1799 317/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 48680345 m, 92299 m/sec, 277680154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 435/1799 320/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 49145570 m, 93045 m/sec, 280617430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 440/1799 323/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 49622192 m, 95324 m/sec, 283575881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 445/1799 326/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 50115461 m, 98653 m/sec, 286589536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 450/1799 329/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 50641953 m, 105298 m/sec, 289613831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 455/1799 332/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 51101919 m, 91993 m/sec, 292535344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 460/1799 335/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 51591984 m, 98013 m/sec, 295515732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 465/1799 338/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 52053489 m, 92301 m/sec, 298454779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 470/1799 341/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 52515078 m, 92317 m/sec, 301409893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 475/1799 344/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 52841000 m, 65184 m/sec, 303357475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-04: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-10: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-LTLCardinality-15: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 488/1799 344/2000 FlexibleBarrier-PT-20a-LTLCardinality-07 52920594 m, 15918 m/sec, 303857213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-20a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-20a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604600131"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-20a.tgz
mv FlexibleBarrier-PT-20a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;