About the Execution of LoLA for FlexibleBarrier-PT-20a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16196.504 | 474197.00 | 481136.00 | 1222.90 | ?T??????????T??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604600130.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-20a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604600130
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 744K
-rw-r--r-- 1 mcc users 7.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Apr 13 12:23 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Apr 13 12:23 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Apr 13 12:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 13 12:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 321K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-00
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-01
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-02
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-03
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-04
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-05
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-06
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-07
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-08
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-09
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-10
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2024-11
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2023-12
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2023-13
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2023-14
FORMULA_NAME FlexibleBarrier-PT-20a-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717022659234
FORMULA FlexibleBarrier-PT-20a-CTLFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-20a-CTLFireability-2023-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717023133431
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/FNDP) for 3 FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/EQUN) for 3 FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 3 FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/FNDP) for FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for FlexibleBarrier-PT-20a-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type SRCH) for FlexibleBarrier-PT-20a-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/EQUN) for FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 3 FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 105 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type FNDP) for 3 FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 3 FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type FNDP) for FlexibleBarrier-PT-20a-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 73 (type EQUN) for FlexibleBarrier-PT-20a-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 72 (type FNDP) for FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 56 FlexibleBarrier-PT-20a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 116 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 75 (type FNDP) for 56 FlexibleBarrier-PT-20a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 56 FlexibleBarrier-PT-20a-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for FlexibleBarrier-PT-20a-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 75 (type FNDP) for FlexibleBarrier-PT-20a-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for FlexibleBarrier-PT-20a-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for FlexibleBarrier-PT-20a-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 75 (type FNDP) for FlexibleBarrier-PT-20a-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for FlexibleBarrier-PT-20a-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 15 FlexibleBarrier-PT-20a-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for FlexibleBarrier-PT-20a-CTLFireability-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-20a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type EQUN) for 45 FlexibleBarrier-PT-20a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 15 FlexibleBarrier-PT-20a-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type EQUN) for FlexibleBarrier-PT-20a-CTLFireability-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 88 (type EQUN) for FlexibleBarrier-PT-20a-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 4/199 5/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 1143094 m, 228618 m/sec, 2768695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 9/199 8/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 1672555 m, 105892 m/sec, 5894576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 14/199 8/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 1828789 m, 31246 m/sec, 9153603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 19/199 9/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 2062261 m, 46694 m/sec, 12383797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 24/199 11/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 2419295 m, 71406 m/sec, 15576089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 29/199 13/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 2929288 m, 101998 m/sec, 18768459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 34/199 15/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 3468193 m, 107781 m/sec, 21905844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 39/199 17/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 3994880 m, 105337 m/sec, 24973307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 44/199 20/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 4512495 m, 103523 m/sec, 27991597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 49/199 22/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 5026252 m, 102751 m/sec, 31089686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 54/199 24/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 5563656 m, 107480 m/sec, 34279346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 59/199 26/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 6065373 m, 100343 m/sec, 37267205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 64/199 28/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 6567909 m, 100507 m/sec, 40246130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 69/199 30/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 7077046 m, 101827 m/sec, 43231351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 74/199 32/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 7579314 m, 100453 m/sec, 46182365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 79/199 34/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 8077051 m, 99547 m/sec, 49134511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 84/199 37/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 8573061 m, 99202 m/sec, 52068465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 89/199 39/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 9072578 m, 99903 m/sec, 55030173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 94/199 41/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 9596195 m, 104723 m/sec, 58076575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 99/199 43/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 10200506 m, 120862 m/sec, 61420252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 104/199 46/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 10769053 m, 113709 m/sec, 64654618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 109/199 48/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 11366680 m, 119525 m/sec, 67969173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 114/199 51/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 11916617 m, 109987 m/sec, 71116115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 119/199 53/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 12457937 m, 108264 m/sec, 74221249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 124/199 55/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 13000214 m, 108455 m/sec, 77348865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 129/199 57/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 13530130 m, 105983 m/sec, 80420163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 134/199 60/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 14046579 m, 103289 m/sec, 83436914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 139/199 62/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 14562199 m, 103124 m/sec, 86453892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 144/199 64/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 15163390 m, 120238 m/sec, 89757258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 149/199 67/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 15723496 m, 112021 m/sec, 92914738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 154/199 69/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 16280049 m, 111310 m/sec, 96047859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 159/199 71/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 16787287 m, 101447 m/sec, 99042457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 164/199 73/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 17312311 m, 105004 m/sec, 102089613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 169/199 76/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 17843086 m, 106155 m/sec, 105144358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 174/199 78/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 18354204 m, 102223 m/sec, 108123316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 179/199 80/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 18867342 m, 102627 m/sec, 111116245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 184/199 82/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 19373381 m, 101207 m/sec, 114097630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 189/199 84/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 19871493 m, 99622 m/sec, 117040304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 194/199 86/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 20368701 m, 99441 m/sec, 119974322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 199/199 88/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-00 20863922 m, 99044 m/sec, 122899476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for FlexibleBarrier-PT-20a-CTLFireability-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 FlexibleBarrier-PT-20a-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-20a-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 3395 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for FlexibleBarrier-PT-20a-CTLFireability-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 5/199 4/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 886839 m, 177367 m/sec, 3264198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 10/199 8/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 1704123 m, 163456 m/sec, 6379353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 15/199 11/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 2532339 m, 165643 m/sec, 9535812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 20/199 15/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 3414720 m, 176476 m/sec, 12830542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 25/199 18/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 4148404 m, 146736 m/sec, 15787603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 30/199 21/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 4887124 m, 147744 m/sec, 18753535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 35/199 24/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 5581418 m, 138858 m/sec, 21609135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 40/199 27/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 6256028 m, 134922 m/sec, 24436737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 45/199 30/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 6921003 m, 132995 m/sec, 27228352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 50/199 32/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 7600976 m, 135994 m/sec, 30022213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 55/199 35/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 8249406 m, 129686 m/sec, 32774358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 60/199 38/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 8872713 m, 124661 m/sec, 35427301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 65/199 41/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 9586842 m, 142825 m/sec, 38346223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 70/199 44/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 10286825 m, 139996 m/sec, 41235861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 75/199 47/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 10939237 m, 130482 m/sec, 44025721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 80/199 49/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 11594020 m, 130956 m/sec, 46820630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 85/199 52/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 12242721 m, 129740 m/sec, 49594686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 90/199 55/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 12888917 m, 129239 m/sec, 52353568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 95/199 58/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 13663532 m, 154923 m/sec, 55435513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 100/199 61/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 14463298 m, 159953 m/sec, 58605533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 105/199 65/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 15278849 m, 163110 m/sec, 61791457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 110/199 68/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 16014531 m, 147136 m/sec, 64771028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 115/199 71/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 16725083 m, 142110 m/sec, 67712282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 120/199 74/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 17418796 m, 138742 m/sec, 70606685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 125/199 77/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 18088382 m, 133917 m/sec, 73429283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 130/199 79/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 18740553 m, 130434 m/sec, 76218259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 135/199 82/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 19401729 m, 132235 m/sec, 79043916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 140/199 85/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 20154125 m, 150479 m/sec, 82056237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 145/199 89/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 20995986 m, 168372 m/sec, 85283116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 150/199 93/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 21885441 m, 177891 m/sec, 88601079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 155/199 96/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 22663786 m, 155669 m/sec, 91672420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 160/199 99/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 23331846 m, 133612 m/sec, 94476260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 165/199 102/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 24014961 m, 136623 m/sec, 97314626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 170/199 105/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 24734766 m, 143961 m/sec, 100238733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 175/199 107/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 25413089 m, 135664 m/sec, 103056218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 180/199 110/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 26060882 m, 129558 m/sec, 105789570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 185/199 113/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 26683549 m, 124533 m/sec, 108482769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 190/199 115/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 27304920 m, 124274 m/sec, 111180214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 195/199 118/2000 FlexibleBarrier-PT-20a-CTLFireability-2023-15 27908454 m, 120706 m/sec, 113823826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 66 (type EXCL) for FlexibleBarrier-PT-20a-CTLFireability-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 FlexibleBarrier-PT-20a-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 FlexibleBarrier-PT-20a-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 3195 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for FlexibleBarrier-PT-20a-CTLFireability-2023-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 104
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 CTL EXCL 5/199 5/5 FlexibleBarrier-PT-20a-CTLFireability-2023-15 953325 m, -5391025 m/sec, 3528001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 66 (type EXCL) for FlexibleBarrier-PT-20a-CTLFireability-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 3 0 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 45 FlexibleBarrier-PT-20a-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 212 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 5/212 4/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 948243 m, 189648 m/sec, 2560212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 10/212 8/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 1813236 m, 172998 m/sec, 4984131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 15/212 12/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 2721351 m, 181623 m/sec, 7473989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 20/212 16/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 3564863 m, 168702 m/sec, 9870254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 25/212 19/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 4316578 m, 150343 m/sec, 12134329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 30/212 22/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 5066707 m, 150025 m/sec, 14428515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 35/212 25/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 5771685 m, 140995 m/sec, 16633500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 40/212 28/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 6439571 m, 133577 m/sec, 18782405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 45/212 30/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 7127666 m, 137619 m/sec, 20969344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 50/212 34/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 7844471 m, 143361 m/sec, 23191240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2024-01: EF true state space[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-20a-CTLFireability-2023-12: EF true state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-20a-CTLFireability-2023-14: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-05: DISJ 0 2 0 0 5 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-08: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2024-11: CONJ 0 2 1 0 4 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-20a-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 CTL EXCL 55/212 36/2000 FlexibleBarrier-PT-20a-CTLFireability-2024-11 8499200 m, 130945 m/sec, 25336485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-20a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-20a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604600130"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-20a.tgz
mv FlexibleBarrier-PT-20a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;