About the Execution of LoLA for FlexibleBarrier-PT-18b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12971.212 | 3600000.00 | 3661964.00 | 9703.20 | FT???FF??F??F?F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604600124.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-18b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604600124
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Apr 13 08:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Apr 13 08:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.2M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-18b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717021160114
FORMULA FlexibleBarrier-PT-18b-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18b-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18b-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18b-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18b-LTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18b-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18b-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 FlexibleBarrier-PT-18b-LTLFireability-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for FlexibleBarrier-PT-18b-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 19 FlexibleBarrier-PT-18b-LTLFireability-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for FlexibleBarrier-PT-18b-LTLFireability-05
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 22:19:21] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 FlexibleBarrier-PT-18b-LTLFireability-14
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 71 (type EXCL) for 30 FlexibleBarrier-PT-18b-LTLFireability-06
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 30 FlexibleBarrier-PT-18b-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 30 FlexibleBarrier-PT-18b-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for FlexibleBarrier-PT-18b-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for FlexibleBarrier-PT-18b-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 FlexibleBarrier-PT-18b-LTLFireability-01
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 8 LTL EXCL 0/256 1/2000 FlexibleBarrier-PT-18b-LTLFireability-01 .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 43 FlexibleBarrier-PT-18b-LTLFireability-09
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 FlexibleBarrier-PT-18b-LTLFireability-12
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 FlexibleBarrier-PT-18b-LTLFireability-08
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for FlexibleBarrier-PT-18b-LTLFireability-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 4/359 2/2000 FlexibleBarrier-PT-18b-LTLFireability-08 99348 m, 19869 m/sec, 300098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 9/359 4/2000 FlexibleBarrier-PT-18b-LTLFireability-08 239324 m, 27995 m/sec, 722100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 14/359 7/2000 FlexibleBarrier-PT-18b-LTLFireability-08 371690 m, 26473 m/sec, 1133617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 19/359 9/2000 FlexibleBarrier-PT-18b-LTLFireability-08 505115 m, 26685 m/sec, 1519617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 24/359 11/2000 FlexibleBarrier-PT-18b-LTLFireability-08 621952 m, 23367 m/sec, 1891025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 29/359 12/2000 FlexibleBarrier-PT-18b-LTLFireability-08 716764 m, 18962 m/sec, 2317954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 34/359 13/2000 FlexibleBarrier-PT-18b-LTLFireability-08 776756 m, 11998 m/sec, 2726305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 39/359 15/2000 FlexibleBarrier-PT-18b-LTLFireability-08 877579 m, 20164 m/sec, 3118807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 44/359 17/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1003766 m, 25237 m/sec, 3517689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 49/359 18/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1125797 m, 24406 m/sec, 3902696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 54/359 20/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1237952 m, 22431 m/sec, 4260624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 59/359 21/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1331136 m, 18636 m/sec, 4666967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 64/359 23/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1415006 m, 16774 m/sec, 5079727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 69/359 23/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1473196 m, 11638 m/sec, 5464276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 74/359 24/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1532778 m, 11916 m/sec, 5828408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 79/359 26/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1625642 m, 18572 m/sec, 6196988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 84/359 27/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1728725 m, 20616 m/sec, 6582863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 89/359 28/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1823776 m, 19010 m/sec, 6942657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 94/359 30/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1907680 m, 16780 m/sec, 7323411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 99/359 31/2000 FlexibleBarrier-PT-18b-LTLFireability-08 1983904 m, 15244 m/sec, 7738976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 104/359 31/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2041533 m, 11525 m/sec, 8133023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 109/359 33/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2117116 m, 15116 m/sec, 8491903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 114/359 35/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2249469 m, 26470 m/sec, 8884839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 119/359 37/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2375904 m, 25287 m/sec, 9249320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 124/359 38/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2480807 m, 20980 m/sec, 9634368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 129/359 39/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2564016 m, 16641 m/sec, 10045449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 134/359 40/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2623433 m, 11883 m/sec, 10429162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 139/359 42/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2742554 m, 23824 m/sec, 10805405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 144/359 44/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2874449 m, 26379 m/sec, 11184763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 149/359 46/2000 FlexibleBarrier-PT-18b-LTLFireability-08 2992560 m, 23622 m/sec, 11538351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 154/359 47/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3085914 m, 18670 m/sec, 11946931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 159/359 48/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3157279 m, 14273 m/sec, 12347215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 164/359 50/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3233885 m, 15321 m/sec, 12708271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 169/359 52/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3365492 m, 26321 m/sec, 13099231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 174/359 54/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3491076 m, 25116 m/sec, 13459865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 179/359 55/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3594081 m, 20601 m/sec, 13835396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 184/359 56/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3679167 m, 17017 m/sec, 14242387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 189/359 57/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3732631 m, 10692 m/sec, 14625254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 194/359 59/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3850043 m, 23482 m/sec, 14996297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 199/359 61/2000 FlexibleBarrier-PT-18b-LTLFireability-08 3980702 m, 26131 m/sec, 15373806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 204/359 63/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4101501 m, 24159 m/sec, 15719363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 209/359 64/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4192533 m, 18206 m/sec, 16119715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 214/359 65/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4267794 m, 15052 m/sec, 16521648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 219/359 66/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4337331 m, 13907 m/sec, 16881399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 224/359 68/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4461634 m, 24860 m/sec, 17262009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 229/359 70/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4588246 m, 25322 m/sec, 17624202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 234/359 72/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4696362 m, 21623 m/sec, 17982858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 239/359 73/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4785145 m, 17756 m/sec, 18382635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 244/359 74/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4844912 m, 11953 m/sec, 18769459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 249/359 75/2000 FlexibleBarrier-PT-18b-LTLFireability-08 4936752 m, 18368 m/sec, 19129844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 254/359 77/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5069999 m, 26649 m/sec, 19511351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 259/359 79/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5190355 m, 24071 m/sec, 19859287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 264/359 81/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5287909 m, 19510 m/sec, 20236160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 269/359 82/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5367705 m, 15959 m/sec, 20636550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 274/359 83/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5425901 m, 11639 m/sec, 21007058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 279/359 85/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5541930 m, 23205 m/sec, 21374061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 284/359 87/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5670424 m, 25698 m/sec, 21742516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 289/359 88/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5776017 m, 21118 m/sec, 22049692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 294/359 90/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5864748 m, 17746 m/sec, 22423886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 299/359 91/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5936662 m, 14382 m/sec, 22807005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 304/359 91/2000 FlexibleBarrier-PT-18b-LTLFireability-08 5990117 m, 10691 m/sec, 23139994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 309/359 93/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6106475 m, 23271 m/sec, 23499419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 314/359 95/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6231997 m, 25104 m/sec, 23860269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 319/359 97/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6345448 m, 22690 m/sec, 24191101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 324/359 98/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6434102 m, 17730 m/sec, 24580555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 329/359 99/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6504814 m, 14142 m/sec, 24967856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 334/359 100/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6569412 m, 12919 m/sec, 25316442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 339/359 102/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6691021 m, 24321 m/sec, 25683578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 344/359 104/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6813316 m, 24459 m/sec, 26038753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 349/359 106/2000 FlexibleBarrier-PT-18b-LTLFireability-08 6922545 m, 21845 m/sec, 26381298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 354/359 107/2000 FlexibleBarrier-PT-18b-LTLFireability-08 7010582 m, 17607 m/sec, 26768264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 359/359 108/2000 FlexibleBarrier-PT-18b-LTLFireability-08 7077165 m, 13316 m/sec, 27145095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 FlexibleBarrier-PT-18b-LTLFireability-15
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 FlexibleBarrier-PT-18b-LTLFireability-08
[[35mlola[0m][I] time limit : 3230 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 5/358 3/5 FlexibleBarrier-PT-18b-LTLFireability-08 135840 m, -1388265 m/sec, 421525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 10/358 5/5 FlexibleBarrier-PT-18b-LTLFireability-08 274501 m, 27732 m/sec, 838804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 FlexibleBarrier-PT-18b-LTLFireability-13
[[35mlola[0m][I] time limit : 401 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 5/401 3/2000 FlexibleBarrier-PT-18b-LTLFireability-13 135817 m, 27163 m/sec, 421473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 10/401 5/2000 FlexibleBarrier-PT-18b-LTLFireability-13 274449 m, 27726 m/sec, 838634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 15/401 7/2000 FlexibleBarrier-PT-18b-LTLFireability-13 410792 m, 27268 m/sec, 1244924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 20/401 9/2000 FlexibleBarrier-PT-18b-LTLFireability-13 541334 m, 26108 m/sec, 1621654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 25/401 11/2000 FlexibleBarrier-PT-18b-LTLFireability-13 649364 m, 21606 m/sec, 2011198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 30/401 13/2000 FlexibleBarrier-PT-18b-LTLFireability-13 735450 m, 17217 m/sec, 2432977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 35/401 14/2000 FlexibleBarrier-PT-18b-LTLFireability-13 794789 m, 11867 m/sec, 2824924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 40/401 15/2000 FlexibleBarrier-PT-18b-LTLFireability-13 905421 m, 22126 m/sec, 3208159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 45/401 17/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1030109 m, 24937 m/sec, 3606645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 50/401 19/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1149797 m, 23937 m/sec, 3982460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 55/401 20/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1261704 m, 22381 m/sec, 4337384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 60/401 22/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1350988 m, 17856 m/sec, 4759250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 65/401 23/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1429768 m, 15756 m/sec, 5176532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 70/401 24/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1485292 m, 11104 m/sec, 5567199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 75/401 25/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1564034 m, 15748 m/sec, 5957085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 80/401 26/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1667215 m, 20636 m/sec, 6353337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 85/401 28/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1771883 m, 20933 m/sec, 6745072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 90/401 29/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1869204 m, 19464 m/sec, 7114968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 95/401 30/2000 FlexibleBarrier-PT-18b-LTLFireability-13 1946891 m, 15537 m/sec, 7537014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 100/401 31/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2013605 m, 13342 m/sec, 7954005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 105/401 32/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2068827 m, 11044 m/sec, 8334911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 110/401 34/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2190314 m, 24297 m/sec, 8714463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 115/401 36/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2322636 m, 26464 m/sec, 9093953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 120/401 38/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2439180 m, 23308 m/sec, 9453128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 125/401 39/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2533083 m, 18780 m/sec, 9864805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 130/401 40/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2602644 m, 13912 m/sec, 10267300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 135/401 41/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2686148 m, 16700 m/sec, 10632247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 140/401 43/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2820276 m, 26825 m/sec, 11027677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 145/401 45/2000 FlexibleBarrier-PT-18b-LTLFireability-13 2945203 m, 24985 m/sec, 11389272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 150/401 47/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3046791 m, 20317 m/sec, 11775423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 155/401 48/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3128449 m, 16331 m/sec, 12185513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 160/401 49/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3188996 m, 12109 m/sec, 12566208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 165/401 51/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3310650 m, 24330 m/sec, 12943035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 170/401 53/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3442344 m, 26338 m/sec, 13321005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 175/401 55/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3558682 m, 23267 m/sec, 13676696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 180/401 56/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3650464 m, 18356 m/sec, 14083788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 185/401 57/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3720158 m, 13938 m/sec, 14481399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 190/401 58/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3799213 m, 15811 m/sec, 14841721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 195/401 60/2000 FlexibleBarrier-PT-18b-LTLFireability-13 3933108 m, 26779 m/sec, 15234668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 200/401 62/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4057337 m, 24845 m/sec, 15593995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 205/401 64/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4159751 m, 20482 m/sec, 15972525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 210/401 65/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4242489 m, 16547 m/sec, 16375981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 215/401 66/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4296095 m, 10721 m/sec, 16754277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 220/401 68/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4414977 m, 23776 m/sec, 17124655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 225/401 70/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4545514 m, 26107 m/sec, 17500581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 230/401 71/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4664525 m, 23802 m/sec, 17844674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 235/401 73/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4755917 m, 18278 m/sec, 18245961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 240/401 74/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4830148 m, 14846 m/sec, 18647175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 245/401 75/2000 FlexibleBarrier-PT-18b-LTLFireability-13 4899982 m, 13966 m/sec, 19008268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 250/401 77/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5028511 m, 25705 m/sec, 19392309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 255/401 79/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5154185 m, 25134 m/sec, 19753124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 260/401 80/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5259992 m, 21161 m/sec, 20114481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 265/401 82/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5347606 m, 17522 m/sec, 20512357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 270/401 83/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5404984 m, 11475 m/sec, 20896493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 275/401 84/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5501103 m, 19223 m/sec, 21255097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 280/401 86/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5632295 m, 26238 m/sec, 21634755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 285/401 88/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5752543 m, 24049 m/sec, 21981329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 290/401 89/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5850033 m, 19498 m/sec, 22360105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 295/401 91/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5928416 m, 15676 m/sec, 22755605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 300/401 91/2000 FlexibleBarrier-PT-18b-LTLFireability-13 5987318 m, 11780 m/sec, 23126319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 305/401 93/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6105280 m, 23592 m/sec, 23495203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 310/401 95/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6233801 m, 25704 m/sec, 23866379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 315/401 97/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6348490 m, 22937 m/sec, 24203803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 320/401 98/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6437525 m, 17807 m/sec, 24595730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 325/401 99/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6509015 m, 14298 m/sec, 24982840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 330/401 100/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6575318 m, 13260 m/sec, 25329510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 335/401 102/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6695475 m, 24031 m/sec, 25698891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 340/401 104/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6819361 m, 24777 m/sec, 26054095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 345/401 106/2000 FlexibleBarrier-PT-18b-LTLFireability-13 6926916 m, 21511 m/sec, 26399205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 350/401 107/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7015309 m, 17678 m/sec, 26787806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 355/401 108/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7080397 m, 13017 m/sec, 27166672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 360/401 109/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7154720 m, 14864 m/sec, 27508949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 365/401 111/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7280960 m, 25248 m/sec, 27886138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 370/401 113/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7402559 m, 24319 m/sec, 28233561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 375/401 115/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7503532 m, 20194 m/sec, 28587703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 380/401 116/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7588346 m, 16962 m/sec, 28972316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 385/401 117/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7644827 m, 11296 m/sec, 29342776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 390/401 118/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7734440 m, 17922 m/sec, 29688095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 395/401 120/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7862293 m, 25570 m/sec, 30059671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 400/401 122/2000 FlexibleBarrier-PT-18b-LTLFireability-13 7980659 m, 23673 m/sec, 30400543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 60 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 FlexibleBarrier-PT-18b-LTLFireability-11
[[35mlola[0m][I] time limit : 401 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 FlexibleBarrier-PT-18b-LTLFireability-13
[[35mlola[0m][I] time limit : 2810 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 5/401 2/5 FlexibleBarrier-PT-18b-LTLFireability-13 134233 m, -1569285 m/sec, 417701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL EXCL 10/401 5/5 FlexibleBarrier-PT-18b-LTLFireability-13 271906 m, 27534 m/sec, 831631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 60 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-07: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 FlexibleBarrier-PT-18b-LTLFireability-10
[[35mlola[0m][I] time limit : 465 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 33 FlexibleBarrier-PT-18b-LTLFireability-07
[[35mlola[0m][I] time limit : 559 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 FlexibleBarrier-PT-18b-LTLFireability-04
[[35mlola[0m][I] time limit : 931 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 FlexibleBarrier-PT-18b-LTLFireability-03
[[35mlola[0m][I] time limit : 1397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 39
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 FlexibleBarrier-PT-18b-LTLFireability-02
[[35mlola[0m][I] time limit : 2795 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for FlexibleBarrier-PT-18b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-05: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-06: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLFireability-10: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-18b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-18b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604600124"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-18b.tgz
mv FlexibleBarrier-PT-18b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;