About the Execution of LoLA for FlexibleBarrier-PT-18b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.855 | 3471265.00 | 3575253.00 | 10078.80 | ???????????????F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604600123.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-18b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604600123
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.6M
-rw-r--r-- 1 mcc users 6.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.0K Apr 13 08:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Apr 13 08:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.2M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-00
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-01
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-02
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-03
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-04
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-05
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-06
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-07
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-08
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-09
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-10
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-11
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-12
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-13
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-14
FORMULA_NAME FlexibleBarrier-PT-18b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717020930198
FORMULA FlexibleBarrier-PT-18b-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717024401463
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 64 (type CNST) for 61 FlexibleBarrier-PT-18b-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 64 (type CNST) for FlexibleBarrier-PT-18b-LTLCardinality-15
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 22:19:47] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 7 FlexibleBarrier-PT-18b-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for FlexibleBarrier-PT-18b-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 FlexibleBarrier-PT-18b-LTLCardinality-00
[[35mlola[0m][I] time limit : 159 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 FlexibleBarrier-PT-18b-LTLCardinality-14
[[35mlola[0m][I] time limit : 175 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 34 FlexibleBarrier-PT-18b-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type EQUN) for FlexibleBarrier-PT-18b-LTLCardinality-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 3/196 1/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 14139 m, 2827 m/sec, 50109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 8/196 1/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 68175 m, 10807 m/sec, 234840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 13/196 2/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 126661 m, 11697 m/sec, 574415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 18/196 3/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 186412 m, 11950 m/sec, 810450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 23/196 3/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 243695 m, 11456 m/sec, 1164007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 28/196 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 306345 m, 12530 m/sec, 1370106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 33/196 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 363440 m, 11419 m/sec, 1718408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 38/196 5/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 423312 m, 11974 m/sec, 1947544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 43/196 5/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 479819 m, 11301 m/sec, 2312453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 48/196 6/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 540825 m, 12201 m/sec, 2542715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 53/196 6/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 597478 m, 11330 m/sec, 2855643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 58/196 7/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 658305 m, 12165 m/sec, 3085424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 63/196 8/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 715495 m, 11438 m/sec, 3399584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 68/196 8/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 776865 m, 12274 m/sec, 3630747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 73/196 9/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 834186 m, 11464 m/sec, 3945246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 78/196 9/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 894597 m, 12082 m/sec, 4179206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 83/196 10/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 951719 m, 11424 m/sec, 4488105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 88/196 11/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1011428 m, 11941 m/sec, 4738743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 93/196 11/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1070147 m, 11743 m/sec, 5033088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 98/196 12/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1128533 m, 11677 m/sec, 5301076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 103/196 12/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1187717 m, 11836 m/sec, 5576003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 108/196 13/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1245528 m, 11562 m/sec, 5861816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 113/196 14/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1308378 m, 12570 m/sec, 6129587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 118/196 14/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1366115 m, 11547 m/sec, 6493783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 123/196 15/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1430349 m, 12846 m/sec, 6735758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 128/196 15/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1487343 m, 11398 m/sec, 7097362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 133/196 16/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1547525 m, 12036 m/sec, 7325571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 138/196 17/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1604442 m, 11383 m/sec, 7635326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 143/196 17/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1664710 m, 12053 m/sec, 7863771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 148/196 18/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1720829 m, 11223 m/sec, 8175260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 153/196 18/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1781601 m, 12154 m/sec, 8404958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 158/196 19/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1838236 m, 11327 m/sec, 8716294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 163/196 20/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1898905 m, 12133 m/sec, 8947225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 168/196 20/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 1955869 m, 11392 m/sec, 9257051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 173/196 21/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 2016489 m, 12124 m/sec, 9486379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 178/196 21/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 2073103 m, 11322 m/sec, 9799107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 183/196 22/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 2132852 m, 11949 m/sec, 10042887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 188/196 23/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 2190849 m, 11599 m/sec, 10342492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 193/196 23/2000 FlexibleBarrier-PT-18b-LTLCardinality-14 2249598 m, 11749 m/sec, 10601955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 FlexibleBarrier-PT-18b-LTLCardinality-12
[[35mlola[0m][I] time limit : 196 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 FlexibleBarrier-PT-18b-LTLCardinality-14
[[35mlola[0m][I] time limit : 3144 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 5/196 1/5 FlexibleBarrier-PT-18b-LTLCardinality-14 61975 m, -437524 m/sec, 214528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 10/196 2/5 FlexibleBarrier-PT-18b-LTLCardinality-14 120289 m, 11662 m/sec, 548339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 15/196 2/5 FlexibleBarrier-PT-18b-LTLCardinality-14 178792 m, 11700 m/sec, 780533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 20/196 3/5 FlexibleBarrier-PT-18b-LTLCardinality-14 235804 m, 11402 m/sec, 1114525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 25/196 4/5 FlexibleBarrier-PT-18b-LTLCardinality-14 297147 m, 12268 m/sec, 1339975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 30/196 4/5 FlexibleBarrier-PT-18b-LTLCardinality-14 355029 m, 11576 m/sec, 1686240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 35/196 5/5 FlexibleBarrier-PT-18b-LTLCardinality-14 415016 m, 11997 m/sec, 1915258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 59 LTL EXCL 40/196 5/5 FlexibleBarrier-PT-18b-LTLCardinality-14 471583 m, 11313 m/sec, 2280764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 59 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-00: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-01: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-06: AR 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 FlexibleBarrier-PT-18b-LTLCardinality-10
[[35mlola[0m][I] time limit : 206 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 FlexibleBarrier-PT-18b-LTLCardinality-08
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 FlexibleBarrier-PT-18b-LTLCardinality-07
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 24 FlexibleBarrier-PT-18b-LTLCardinality-04
[[35mlola[0m][I] time limit : 258 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 24 FlexibleBarrier-PT-18b-LTLCardinality-04
[[35mlola[0m][I] time limit : 281 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 FlexibleBarrier-PT-18b-LTLCardinality-02
[[35mlola[0m][I] time limit : 309 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 21
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 7 FlexibleBarrier-PT-18b-LTLCardinality-01
[[35mlola[0m][I] time limit : 344 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 FlexibleBarrier-PT-18b-LTLCardinality-00
[[35mlola[0m][I] time limit : 387 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 34 FlexibleBarrier-PT-18b-LTLCardinality-06
[[35mlola[0m][I] time limit : 442 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 FlexibleBarrier-PT-18b-LTLCardinality-13
[[35mlola[0m][I] time limit : 516 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 FlexibleBarrier-PT-18b-LTLCardinality-09
[[35mlola[0m][I] time limit : 619 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 17 FlexibleBarrier-PT-18b-LTLCardinality-03
[[35mlola[0m][I] time limit : 774 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/774 1/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 59975 m, 11995 m/sec, 205794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/774 2/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 117271 m, 11459 m/sec, 516863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/774 2/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 175922 m, 11730 m/sec, 768283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/774 3/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 232472 m, 11310 m/sec, 1074344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/774 3/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 289917 m, 11489 m/sec, 1315079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/774 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 346574 m, 11331 m/sec, 1613402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/774 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 402548 m, 11194 m/sec, 1863402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/774 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 458359 m, 11162 m/sec, 2178459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/774 5/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 517073 m, 11742 m/sec, 2448399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/774 5/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 575220 m, 11629 m/sec, 2764988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 55/774 6/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 635641 m, 12084 m/sec, 2993805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 60/774 6/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 693891 m, 11650 m/sec, 3310549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 65/774 6/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 754595 m, 12140 m/sec, 3540074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 70/774 7/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 812942 m, 11669 m/sec, 3860473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 75/774 7/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 873801 m, 12171 m/sec, 4090823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 80/774 8/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 932311 m, 11702 m/sec, 4408241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 85/774 8/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 993357 m, 12209 m/sec, 4638634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 90/774 8/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1051983 m, 11725 m/sec, 4959277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 95/774 9/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1113255 m, 12254 m/sec, 5191060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 100/774 9/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1171149 m, 11578 m/sec, 5506986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 105/774 10/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1230963 m, 11962 m/sec, 5735117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 110/774 10/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1288513 m, 11510 m/sec, 6049379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 115/774 10/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1348499 m, 11997 m/sec, 6300680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 120/774 11/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1406613 m, 11622 m/sec, 6593586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 125/774 11/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1465681 m, 11813 m/sec, 6863503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 130/774 12/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1524370 m, 11737 m/sec, 7136133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 135/774 12/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1582814 m, 11688 m/sec, 7430167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 140/774 13/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1641977 m, 11832 m/sec, 7676147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 145/774 13/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1699613 m, 11527 m/sec, 7991508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 150/774 13/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1759629 m, 12003 m/sec, 8219256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 155/774 14/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1817415 m, 11557 m/sec, 8534949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 160/774 14/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1877175 m, 11952 m/sec, 8762135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 165/774 15/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1934679 m, 11500 m/sec, 9077050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 170/774 15/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 1994443 m, 11952 m/sec, 9304312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 175/774 15/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2052179 m, 11547 m/sec, 9619790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 180/774 16/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2112639 m, 12092 m/sec, 9848736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 185/774 16/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2170695 m, 11611 m/sec, 10165046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 190/774 17/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2231227 m, 12106 m/sec, 10394170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 195/774 17/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2289835 m, 11721 m/sec, 10711807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 200/774 17/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2351403 m, 12313 m/sec, 10947298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 205/774 18/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2410519 m, 11823 m/sec, 11266193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 210/774 18/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2471595 m, 12215 m/sec, 11523344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 215/774 19/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2532334 m, 12147 m/sec, 11825075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 220/774 19/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2593633 m, 12259 m/sec, 12129466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 225/774 19/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2655943 m, 12462 m/sec, 12388948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 230/774 20/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2716141 m, 12039 m/sec, 12714173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 235/774 20/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2776053 m, 11982 m/sec, 12941729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 240/774 21/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2833887 m, 11566 m/sec, 13257494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 245/774 21/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2894679 m, 12158 m/sec, 13487222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 250/774 22/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 2953001 m, 11664 m/sec, 13808034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 255/774 22/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3013859 m, 12171 m/sec, 14037932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 260/774 22/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3072799 m, 11788 m/sec, 14356421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 265/774 23/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3134619 m, 12364 m/sec, 14592503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 270/774 23/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3194047 m, 11885 m/sec, 14912221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 275/774 24/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3255613 m, 12313 m/sec, 15160900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 280/774 24/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3316212 m, 12119 m/sec, 15474067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 285/774 24/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3378106 m, 12378 m/sec, 15767879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 290/774 25/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3440147 m, 12408 m/sec, 16040271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 295/774 25/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3500663 m, 12103 m/sec, 16366433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 300/774 26/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3561659 m, 12199 m/sec, 16596680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 305/774 26/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3620215 m, 11711 m/sec, 16914238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 310/774 27/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3681329 m, 12222 m/sec, 17144909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 315/774 27/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3739989 m, 11732 m/sec, 17466336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 320/774 27/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3801041 m, 12210 m/sec, 17696738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 325/774 28/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3859675 m, 11726 m/sec, 18014484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 330/774 28/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3920747 m, 12214 m/sec, 18247825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 335/774 29/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 3974717 m, 10794 m/sec, 18547375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 340/774 29/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4027592 m, 10575 m/sec, 18749996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 345/774 29/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4077327 m, 9947 m/sec, 19034347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 350/774 30/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4136349 m, 11804 m/sec, 19255898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 355/774 30/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4186388 m, 10007 m/sec, 19769061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 360/774 30/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4231635 m, 9049 m/sec, 20499331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 365/774 31/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4277123 m, 9097 m/sec, 21235802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 370/774 31/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4322687 m, 9112 m/sec, 21972480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 375/774 31/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4368523 m, 9167 m/sec, 22708280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 380/774 32/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4414420 m, 9179 m/sec, 23444968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 385/774 32/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4460338 m, 9183 m/sec, 24184280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 390/774 32/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4506152 m, 9162 m/sec, 24928456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 395/774 33/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4550849 m, 8939 m/sec, 25668125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 400/774 33/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4589091 m, 7648 m/sec, 26496254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 405/774 33/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4635280 m, 9237 m/sec, 27085540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 410/774 34/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4695121 m, 11968 m/sec, 27316611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 415/774 34/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4749281 m, 10832 m/sec, 27676533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 420/774 35/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4807411 m, 11626 m/sec, 27927628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 425/774 35/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4860768 m, 10671 m/sec, 28285293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 430/774 35/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4917966 m, 11439 m/sec, 28501234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 435/774 36/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 4970942 m, 10595 m/sec, 28860359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 440/774 36/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5026511 m, 11113 m/sec, 29094668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 445/774 36/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5079341 m, 10566 m/sec, 29469136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 450/774 37/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5137378 m, 11607 m/sec, 29717428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 455/774 37/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5193358 m, 11196 m/sec, 30050091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 460/774 38/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5251652 m, 11658 m/sec, 30297499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 465/774 38/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5307636 m, 11196 m/sec, 30633954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 470/774 38/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5366280 m, 11728 m/sec, 30882411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 475/774 39/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5422540 m, 11252 m/sec, 31219697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 480/774 39/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5481446 m, 11781 m/sec, 31468958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 485/774 40/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5538130 m, 11336 m/sec, 31807443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 490/774 40/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5597510 m, 11876 m/sec, 32058073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 495/774 40/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5654240 m, 11346 m/sec, 32396719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 500/774 41/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5713452 m, 11842 m/sec, 32650656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 505/774 41/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5769702 m, 11250 m/sec, 32984139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 510/774 41/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5827760 m, 11611 m/sec, 33230865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 515/774 42/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5883160 m, 11080 m/sec, 33565591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 520/774 42/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5941320 m, 11632 m/sec, 33812591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 525/774 43/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 5997034 m, 11142 m/sec, 34144512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 530/774 43/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6055356 m, 11664 m/sec, 34392012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 535/774 43/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6111584 m, 11245 m/sec, 34729198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 540/774 44/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6170700 m, 11823 m/sec, 34979020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 545/774 44/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6227242 m, 11308 m/sec, 35317150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 550/774 45/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6286219 m, 11795 m/sec, 35568341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 555/774 45/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6342738 m, 11303 m/sec, 35904638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 560/774 45/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6401437 m, 11739 m/sec, 36155005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 565/774 46/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6457271 m, 11166 m/sec, 36489290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 570/774 46/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6515307 m, 11607 m/sec, 36743565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 575/774 47/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6571294 m, 11197 m/sec, 37070363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 580/774 47/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6629260 m, 11593 m/sec, 37331958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 585/774 47/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6685940 m, 11336 m/sec, 37653597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 590/774 48/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6744183 m, 11648 m/sec, 37928863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 595/774 48/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6801166 m, 11396 m/sec, 38240265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 600/774 49/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6859247 m, 11616 m/sec, 38527273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 605/774 49/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6917420 m, 11634 m/sec, 38833752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 610/774 49/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 6976127 m, 11741 m/sec, 39141393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 615/774 50/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7035290 m, 11832 m/sec, 39432011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 620/774 50/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7093632 m, 11668 m/sec, 39775421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 625/774 51/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7155650 m, 12403 m/sec, 40037630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 630/774 51/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7215093 m, 11888 m/sec, 40388076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 635/774 51/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7277146 m, 12410 m/sec, 40654137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 640/774 52/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7335612 m, 11693 m/sec, 40997865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 645/774 52/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7394702 m, 11818 m/sec, 41247635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 650/774 53/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7451680 m, 11395 m/sec, 41587057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 655/774 53/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7511620 m, 11988 m/sec, 41843080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 660/774 53/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7569092 m, 11494 m/sec, 42183980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 665/774 54/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7629209 m, 12023 m/sec, 42440567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 670/774 54/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7687157 m, 11589 m/sec, 42782771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 675/774 55/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7747930 m, 12154 m/sec, 43041298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 680/774 55/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7805896 m, 11593 m/sec, 43383606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 685/774 55/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7865964 m, 12013 m/sec, 43659263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 690/774 56/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7925250 m, 11857 m/sec, 43990016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 695/774 56/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 7985808 m, 12111 m/sec, 44299247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 700/774 57/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8046902 m, 12218 m/sec, 44603192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 705/774 57/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8106728 m, 11965 m/sec, 44954753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 710/774 58/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8167035 m, 12061 m/sec, 45210824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 715/774 58/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8224996 m, 11592 m/sec, 45554158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 720/774 58/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8285314 m, 12063 m/sec, 45811357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 725/774 59/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8343322 m, 11601 m/sec, 46153749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 730/774 59/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8403662 m, 12068 m/sec, 46410992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 735/774 60/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8461480 m, 11563 m/sec, 46752864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 740/774 60/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8521898 m, 12083 m/sec, 47010333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 745/774 61/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8575810 m, 10782 m/sec, 47333946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 750/774 61/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8626860 m, 10210 m/sec, 47551681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 755/774 61/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8673837 m, 9395 m/sec, 47848634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 760/774 62/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8731982 m, 11629 m/sec, 48097202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 765/774 62/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8784857 m, 10575 m/sec, 48502086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 770/774 62/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 8829393 m, 8907 m/sec, 49244122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 FlexibleBarrier-PT-18b-LTLCardinality-05
[[35mlola[0m][I] time limit : 774 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 17 FlexibleBarrier-PT-18b-LTLCardinality-03
[[35mlola[0m][I] time limit : 2324 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/2324 1/5 FlexibleBarrier-PT-18b-LTLCardinality-03 60085 m, -1753861 m/sec, 206101 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 5/774 1/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 58883 m, 11776 m/sec, 174293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/2324 2/5 FlexibleBarrier-PT-18b-LTLCardinality-03 116960 m, 11375 m/sec, 510426 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 10/581 2/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 115226 m, 11268 m/sec, 394583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/2324 2/5 FlexibleBarrier-PT-18b-LTLCardinality-03 174868 m, 11581 m/sec, 765195 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 15/581 2/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 171922 m, 11339 m/sec, 620974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/2324 3/5 FlexibleBarrier-PT-18b-LTLCardinality-03 231029 m, 11232 m/sec, 1057828 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 20/581 3/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 229095 m, 11434 m/sec, 837120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/2324 3/5 FlexibleBarrier-PT-18b-LTLCardinality-03 287617 m, 11317 m/sec, 1306511 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 25/581 3/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 284093 m, 10999 m/sec, 1089562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/2324 4/5 FlexibleBarrier-PT-18b-LTLCardinality-03 344315 m, 11339 m/sec, 1579218 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 30/581 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 341256 m, 11432 m/sec, 1301219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/2324 4/5 FlexibleBarrier-PT-18b-LTLCardinality-03 399118 m, 10960 m/sec, 1851015 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 35/581 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 395210 m, 10790 m/sec, 1571893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/2324 4/5 FlexibleBarrier-PT-18b-LTLCardinality-03 455006 m, 11177 m/sec, 2126701 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 40/581 5/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 451951 m, 11348 m/sec, 1799590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/2324 5/5 FlexibleBarrier-PT-18b-LTLCardinality-03 512142 m, 11427 m/sec, 2428680 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 45/581 6/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 506601 m, 10930 m/sec, 2062750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/2324 5/5 FlexibleBarrier-PT-18b-LTLCardinality-03 570571 m, 11685 m/sec, 2713846 t fired, .
[[35mlola[0m][.] 32 LTL EXCL 50/581 6/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 563763 m, 11432 m/sec, 2308799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/581 7/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 620636 m, 11374 m/sec, 2564804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/774 7/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 676392 m, 11151 m/sec, 2869895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/774 8/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 734857 m, 11693 m/sec, 3033546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/774 8/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 789811 m, 10990 m/sec, 3335878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/774 9/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 848475 m, 11732 m/sec, 3500907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/774 10/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 903463 m, 10997 m/sec, 3801882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/774 10/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 962211 m, 11749 m/sec, 3966060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/774 11/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1017198 m, 10997 m/sec, 4267271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/774 11/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1075859 m, 11732 m/sec, 4433500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/774 12/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1130869 m, 11002 m/sec, 4734508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/774 12/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1189723 m, 11770 m/sec, 4898913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/774 13/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1244657 m, 10986 m/sec, 5199773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/774 13/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1302981 m, 11664 m/sec, 5369453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/774 14/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1358235 m, 11050 m/sec, 5667075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/774 14/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1415024 m, 11357 m/sec, 5898015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/774 15/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1471889 m, 11373 m/sec, 6132070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/774 16/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1526885 m, 10999 m/sec, 6429039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/774 16/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1585219 m, 11666 m/sec, 6598863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/774 17/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1639962 m, 10948 m/sec, 6899369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/774 17/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1698467 m, 11701 m/sec, 7063080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/774 18/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1753277 m, 10962 m/sec, 7363686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/774 18/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1812019 m, 11748 m/sec, 7527855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/774 19/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1866811 m, 10958 m/sec, 7828806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/774 19/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1925343 m, 11706 m/sec, 7994673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/774 20/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 1980247 m, 10980 m/sec, 8295454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/774 21/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2038891 m, 11728 m/sec, 8459442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/774 21/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2093785 m, 10978 m/sec, 8760232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/774 22/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2152321 m, 11707 m/sec, 8926418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/774 22/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2207062 m, 10948 m/sec, 9226917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/774 23/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2264533 m, 11494 m/sec, 9422754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/774 23/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2320093 m, 11112 m/sec, 9690711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/774 24/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2375994 m, 11180 m/sec, 9942834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/774 24/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2432899 m, 11381 m/sec, 10154027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/774 25/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2487555 m, 10931 m/sec, 10454334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/774 26/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2545991 m, 11687 m/sec, 10617942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/774 26/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2600935 m, 10988 m/sec, 10918817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/774 27/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2659244 m, 11661 m/sec, 11084574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/774 27/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2714001 m, 10951 m/sec, 11385112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/774 28/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2772581 m, 11716 m/sec, 11548970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/774 28/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2827587 m, 11001 m/sec, 11849972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/774 29/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2886231 m, 11728 m/sec, 12013960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/774 29/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2941174 m, 10988 m/sec, 12316040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/774 30/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 2999790 m, 11723 m/sec, 12481198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/774 30/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3054799 m, 11001 m/sec, 12782205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 275/774 31/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3113320 m, 11704 m/sec, 12945974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 280/774 32/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3168179 m, 10971 m/sec, 13246654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 285/774 32/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3225053 m, 11374 m/sec, 13460724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 290/774 33/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3281205 m, 11230 m/sec, 13712854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 295/774 33/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3337006 m, 11160 m/sec, 13988077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 300/774 34/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3394325 m, 11463 m/sec, 14176845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 305/774 34/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3448901 m, 10915 m/sec, 14476999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 310/774 35/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3506456 m, 11511 m/sec, 14638844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 315/774 35/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3560388 m, 10786 m/sec, 14936847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 320/774 36/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3617699 m, 11462 m/sec, 15096648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 325/774 36/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3671293 m, 10718 m/sec, 15394886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 330/774 37/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3728685 m, 11478 m/sec, 15556418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 335/774 38/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3782567 m, 10776 m/sec, 15855224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 340/774 38/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3840015 m, 11489 m/sec, 16016842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 345/774 39/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3893921 m, 10781 m/sec, 16313264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 350/774 39/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 3951757 m, 11567 m/sec, 16475665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 355/774 40/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4005833 m, 10815 m/sec, 16774830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 360/774 40/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4063129 m, 11459 m/sec, 16936184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 365/774 41/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4116741 m, 10722 m/sec, 17234449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 370/774 41/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4174791 m, 11610 m/sec, 17397274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 375/774 42/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4220098 m, 9061 m/sec, 17936698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 380/774 42/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4267914 m, 9563 m/sec, 18523577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 385/774 43/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4316627 m, 9742 m/sec, 19108469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 390/774 43/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4365484 m, 9771 m/sec, 19706750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 395/774 44/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4415110 m, 9925 m/sec, 20301611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 400/774 44/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4464775 m, 9933 m/sec, 20909009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 405/774 45/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4515031 m, 10051 m/sec, 21520678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 410/774 45/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4565072 m, 10008 m/sec, 22122205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 415/774 46/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4604481 m, 7881 m/sec, 22823003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 420/774 46/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4658762 m, 10856 m/sec, 23110326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 425/774 46/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4717216 m, 11690 m/sec, 23312367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 430/774 47/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4769612 m, 10479 m/sec, 23597609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 435/774 47/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4826917 m, 11461 m/sec, 23818173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 440/774 47/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4879246 m, 10465 m/sec, 24108824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 445/774 48/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4936585 m, 11467 m/sec, 24327164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 450/774 48/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 4987767 m, 10236 m/sec, 24625441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 455/774 48/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5044051 m, 11256 m/sec, 24869274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 460/774 49/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5095582 m, 10306 m/sec, 25162456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 465/774 49/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5151319 m, 11147 m/sec, 25373510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 470/774 49/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5200971 m, 9930 m/sec, 25670739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 475/774 50/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5255785 m, 10962 m/sec, 25904876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 480/774 50/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5305890 m, 10021 m/sec, 26190880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 485/774 51/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5362938 m, 11409 m/sec, 26378813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 490/774 51/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5416250 m, 10662 m/sec, 26698576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 495/774 51/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5473344 m, 11418 m/sec, 26886072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 500/774 52/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5526610 m, 10653 m/sec, 27207599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 505/774 52/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5583864 m, 11450 m/sec, 27396009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 510/774 52/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5637420 m, 10711 m/sec, 27715831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 515/774 53/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5694540 m, 11424 m/sec, 27903940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 520/774 53/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5747815 m, 10655 m/sec, 28225477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 525/774 53/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5804864 m, 11409 m/sec, 28411002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 530/774 54/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5858412 m, 10709 m/sec, 28733226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 535/774 54/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5914651 m, 11247 m/sec, 28951856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 540/774 54/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 5969156 m, 10901 m/sec, 29241293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 545/774 55/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6024482 m, 11065 m/sec, 29497767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 550/774 55/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6079770 m, 11057 m/sec, 29751485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 555/774 56/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6134124 m, 10870 m/sec, 30040729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 560/774 56/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6190366 m, 11248 m/sec, 30259223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 565/774 56/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6243834 m, 10693 m/sec, 30581254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 570/774 57/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6300647 m, 11362 m/sec, 30768212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 575/774 57/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6354138 m, 10698 m/sec, 31088243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 580/774 57/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6411102 m, 11392 m/sec, 31275974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 585/774 58/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6464537 m, 10687 m/sec, 31595948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 590/774 58/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6521500 m, 11392 m/sec, 31783217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 595/774 58/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6575076 m, 10715 m/sec, 32105497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 600/774 59/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6632384 m, 11461 m/sec, 32294048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 605/774 59/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6685958 m, 10714 m/sec, 32613939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 610/774 59/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6743122 m, 11432 m/sec, 32802136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 615/774 60/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6796734 m, 10722 m/sec, 33124521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 620/774 60/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6854068 m, 11466 m/sec, 33313124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 625/774 61/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6907856 m, 10757 m/sec, 33633509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 630/774 61/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 6965356 m, 11500 m/sec, 33822543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 635/774 61/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7019186 m, 10766 m/sec, 34145463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 640/774 62/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7076586 m, 11480 m/sec, 34334231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 645/774 62/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7130385 m, 10759 m/sec, 34657089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 650/774 62/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7187907 m, 11504 m/sec, 34846133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 655/774 63/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7241880 m, 10794 m/sec, 35166988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 660/774 63/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7298562 m, 11336 m/sec, 35371291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 665/774 63/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7352952 m, 10878 m/sec, 35678294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 670/774 64/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7408931 m, 11195 m/sec, 35925544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 675/774 64/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7464554 m, 11124 m/sec, 36190891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 680/774 65/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7519482 m, 10985 m/sec, 36482684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 685/774 65/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7576216 m, 11346 m/sec, 36701223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 690/774 65/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7630131 m, 10783 m/sec, 37024380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 695/774 66/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7687626 m, 11499 m/sec, 37213370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 700/774 66/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7741478 m, 10770 m/sec, 37536334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 705/774 66/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7799025 m, 11509 m/sec, 37725497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 710/774 67/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7852910 m, 10777 m/sec, 38048220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 715/774 67/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7910405 m, 11499 m/sec, 38235756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 720/774 67/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 7962574 m, 10433 m/sec, 38553970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 725/774 68/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8019514 m, 11388 m/sec, 38739202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 730/774 68/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8072610 m, 10619 m/sec, 39060324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 735/774 68/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8129457 m, 11369 m/sec, 39247250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 740/774 69/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8182671 m, 10642 m/sec, 39566763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 745/774 69/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8239570 m, 11379 m/sec, 39754296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 750/774 70/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8292860 m, 10658 m/sec, 40073486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 755/774 70/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8349662 m, 11360 m/sec, 40260795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 760/774 70/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8402838 m, 10635 m/sec, 40580419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 765/774 71/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8459844 m, 11401 m/sec, 40767508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 770/774 71/2000 FlexibleBarrier-PT-18b-LTLCardinality-05 8512996 m, 10630 m/sec, 41088741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 FlexibleBarrier-PT-18b-LTLCardinality-11
[[35mlola[0m][I] time limit : 774 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 FlexibleBarrier-PT-18b-LTLCardinality-05
[[35mlola[0m][I] time limit : 1549 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/774 1/5 FlexibleBarrier-PT-18b-LTLCardinality-05 59343 m, -1690730 m/sec, 175187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/774 2/5 FlexibleBarrier-PT-18b-LTLCardinality-05 115750 m, 11281 m/sec, 400009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/774 2/5 FlexibleBarrier-PT-18b-LTLCardinality-05 172915 m, 11433 m/sec, 623423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/774 3/5 FlexibleBarrier-PT-18b-LTLCardinality-05 229946 m, 11406 m/sec, 846337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/774 3/5 FlexibleBarrier-PT-18b-LTLCardinality-05 285465 m, 11103 m/sec, 1092266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/774 4/5 FlexibleBarrier-PT-18b-LTLCardinality-05 342384 m, 11383 m/sec, 1312861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/774 4/5 FlexibleBarrier-PT-18b-LTLCardinality-05 396820 m, 10887 m/sec, 1579625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/774 5/5 FlexibleBarrier-PT-18b-LTLCardinality-05 453252 m, 11286 m/sec, 1813550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for FlexibleBarrier-PT-18b-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 17 FlexibleBarrier-PT-18b-LTLCardinality-03
[[35mlola[0m][I] time limit : 1504 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 5/1504 1/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 58915 m, 11783 m/sec, 205340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 10/1504 2/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 117781 m, 11773 m/sec, 413085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 15/1504 2/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 176721 m, 11788 m/sec, 620941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 20/1504 3/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 230071 m, 10670 m/sec, 1009326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 25/1504 3/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 285855 m, 11156 m/sec, 1310962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 30/1504 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 345058 m, 11840 m/sec, 1514137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 35/1504 4/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 403989 m, 11786 m/sec, 1721978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2131 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 40/1504 5/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 459490 m, 11100 m/sec, 2033475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2136 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 45/1504 5/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 513401 m, 10782 m/sec, 2412770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2141 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-01: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-04: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-06: AR false state space /EU[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18b-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18b-LTLCardinality-15: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-03: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-18b-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 LTL EXCL 50/1504 6/2000 FlexibleBarrier-PT-18b-LTLCardinality-03 572417 m, 11803 m/sec, 2620917 t fired, .
[[35mlola[0m][.]
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-18b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-18b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604600123"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-18b.tgz
mv FlexibleBarrier-PT-18b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;