About the Execution of LoLA for FlexibleBarrier-PT-18a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16171.936 | 246430.00 | 249034.00 | 832.60 | ??T?T??F?F?F?F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604500116.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-18a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604500116
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 700K
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:22 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.6K Apr 13 12:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 88K Apr 13 12:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Apr 13 12:08 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Apr 13 12:08 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 265K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-00
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-01
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-02
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-03
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-04
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-05
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-06
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-07
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-08
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-09
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-10
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-11
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-12
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-13
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-14
FORMULA_NAME FlexibleBarrier-PT-18a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717020043204
FORMULA FlexibleBarrier-PT-18a-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-LTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-18a-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717020289634
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 6 FlexibleBarrier-PT-18a-LTLFireability-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for FlexibleBarrier-PT-18a-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for FlexibleBarrier-PT-18a-LTLFireability-02 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 47 FlexibleBarrier-PT-18a-LTLFireability-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for FlexibleBarrier-PT-18a-LTLFireability-13
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 22:00:43] [status_logger] string pointer is null
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 FlexibleBarrier-PT-18a-LTLFireability-04
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for FlexibleBarrier-PT-18a-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 FlexibleBarrier-PT-18a-LTLFireability-11
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for FlexibleBarrier-PT-18a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 21 FlexibleBarrier-PT-18a-LTLFireability-07
[[35mlola[0m][I] time limit : 200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 38 FlexibleBarrier-PT-18a-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for FlexibleBarrier-PT-18a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for FlexibleBarrier-PT-18a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 FlexibleBarrier-PT-18a-LTLFireability-08
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 31 FlexibleBarrier-PT-18a-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 31 FlexibleBarrier-PT-18a-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for FlexibleBarrier-PT-18a-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for FlexibleBarrier-PT-18a-LTLFireability-09 (obsolete)
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for FlexibleBarrier-PT-18a-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/360 7/2000 FlexibleBarrier-PT-18a-LTLFireability-08 1045637 m, 209127 m/sec, 3529112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/360 15/2000 FlexibleBarrier-PT-18a-LTLFireability-08 2133714 m, 217615 m/sec, 7228124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 15/360 22/2000 FlexibleBarrier-PT-18a-LTLFireability-08 3203085 m, 213874 m/sec, 10889399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 20/360 28/2000 FlexibleBarrier-PT-18a-LTLFireability-08 4259513 m, 211285 m/sec, 14567950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 25/360 36/2000 FlexibleBarrier-PT-18a-LTLFireability-08 5356235 m, 219344 m/sec, 18276609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 30/360 43/2000 FlexibleBarrier-PT-18a-LTLFireability-08 6420258 m, 212804 m/sec, 21880137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 35/360 49/2000 FlexibleBarrier-PT-18a-LTLFireability-08 7458616 m, 207671 m/sec, 25524288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 40/360 56/2000 FlexibleBarrier-PT-18a-LTLFireability-08 8521136 m, 212504 m/sec, 29207954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 45/360 63/2000 FlexibleBarrier-PT-18a-LTLFireability-08 9567648 m, 209302 m/sec, 32813621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 50/360 70/2000 FlexibleBarrier-PT-18a-LTLFireability-08 10597749 m, 206020 m/sec, 36359662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 55/360 77/2000 FlexibleBarrier-PT-18a-LTLFireability-08 11639396 m, 208329 m/sec, 39957974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 60/360 84/2000 FlexibleBarrier-PT-18a-LTLFireability-08 12690252 m, 210171 m/sec, 43613500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 65/360 91/2000 FlexibleBarrier-PT-18a-LTLFireability-08 13787758 m, 219501 m/sec, 47292582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 70/360 98/2000 FlexibleBarrier-PT-18a-LTLFireability-08 14850053 m, 212459 m/sec, 50954607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 75/360 105/2000 FlexibleBarrier-PT-18a-LTLFireability-08 15892949 m, 208579 m/sec, 54505271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 80/360 112/2000 FlexibleBarrier-PT-18a-LTLFireability-08 16916642 m, 204738 m/sec, 58025537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 85/360 118/2000 FlexibleBarrier-PT-18a-LTLFireability-08 17969473 m, 210566 m/sec, 61661396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 90/360 125/2000 FlexibleBarrier-PT-18a-LTLFireability-08 19006643 m, 207434 m/sec, 65260204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 95/360 132/2000 FlexibleBarrier-PT-18a-LTLFireability-08 20014951 m, 201661 m/sec, 68772372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 100/360 138/2000 FlexibleBarrier-PT-18a-LTLFireability-08 21016589 m, 200327 m/sec, 72242635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 105/360 146/2000 FlexibleBarrier-PT-18a-LTLFireability-08 22102525 m, 217187 m/sec, 75930484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 110/360 153/2000 FlexibleBarrier-PT-18a-LTLFireability-08 23174176 m, 214330 m/sec, 79619338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 115/360 160/2000 FlexibleBarrier-PT-18a-LTLFireability-08 24251681 m, 215501 m/sec, 83279901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 120/360 167/2000 FlexibleBarrier-PT-18a-LTLFireability-08 25322198 m, 214103 m/sec, 86898895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 125/360 174/2000 FlexibleBarrier-PT-18a-LTLFireability-08 26397539 m, 215068 m/sec, 90555837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 130/360 181/2000 FlexibleBarrier-PT-18a-LTLFireability-08 27451998 m, 210891 m/sec, 94220904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 135/360 187/2000 FlexibleBarrier-PT-18a-LTLFireability-08 28474204 m, 204441 m/sec, 97815840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 140/360 194/2000 FlexibleBarrier-PT-18a-LTLFireability-08 29515774 m, 208314 m/sec, 101325154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 145/360 201/2000 FlexibleBarrier-PT-18a-LTLFireability-08 30561238 m, 209092 m/sec, 104865669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 150/360 208/2000 FlexibleBarrier-PT-18a-LTLFireability-08 31589098 m, 205572 m/sec, 108336082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 155/360 214/2000 FlexibleBarrier-PT-18a-LTLFireability-08 32580167 m, 198213 m/sec, 111807176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 160/360 221/2000 FlexibleBarrier-PT-18a-LTLFireability-08 33618124 m, 207591 m/sec, 115408485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 165/360 228/2000 FlexibleBarrier-PT-18a-LTLFireability-08 34646317 m, 205638 m/sec, 119009774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 170/360 235/2000 FlexibleBarrier-PT-18a-LTLFireability-08 35737526 m, 218241 m/sec, 122717961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 175/360 242/2000 FlexibleBarrier-PT-18a-LTLFireability-08 36818166 m, 216128 m/sec, 126281075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 180/360 249/2000 FlexibleBarrier-PT-18a-LTLFireability-08 37886431 m, 213653 m/sec, 129848286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 185/360 256/2000 FlexibleBarrier-PT-18a-LTLFireability-08 38945225 m, 211758 m/sec, 133400711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 190/360 263/2000 FlexibleBarrier-PT-18a-LTLFireability-08 39984059 m, 207766 m/sec, 136859949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 195/360 270/2000 FlexibleBarrier-PT-18a-LTLFireability-08 41015879 m, 206364 m/sec, 140380684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 200/360 276/2000 FlexibleBarrier-PT-18a-LTLFireability-08 42041651 m, 205154 m/sec, 143841327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 205/360 284/2000 FlexibleBarrier-PT-18a-LTLFireability-08 43136201 m, 218910 m/sec, 147455857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 210/360 291/2000 FlexibleBarrier-PT-18a-LTLFireability-08 44209902 m, 214740 m/sec, 151006043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 215/360 298/2000 FlexibleBarrier-PT-18a-LTLFireability-08 45275885 m, 213196 m/sec, 154558455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 220/360 305/2000 FlexibleBarrier-PT-18a-LTLFireability-08 46339821 m, 212787 m/sec, 158126989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 225/360 312/2000 FlexibleBarrier-PT-18a-LTLFireability-08 47387075 m, 209450 m/sec, 161625435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 230/360 318/2000 FlexibleBarrier-PT-18a-LTLFireability-08 48414985 m, 205582 m/sec, 165058539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 235/360 325/2000 FlexibleBarrier-PT-18a-LTLFireability-08 49419441 m, 200891 m/sec, 168455609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 240/360 331/2000 FlexibleBarrier-PT-18a-LTLFireability-08 50408152 m, 197742 m/sec, 171878697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-02: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-18a-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-09: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-18a-LTLFireability-13: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-18a-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 245/360 338/2000 FlexibleBarrier-PT-18a-LTLFireability-08 51447147 m, 207799 m/sec, 175398761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-18a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-18a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604500116"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-18a.tgz
mv FlexibleBarrier-PT-18a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;