About the Execution of LoLA for FlexibleBarrier-PT-16b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 11674.688 | 3600000.00 | 3675518.00 | 8518.10 | ?????F??FF?FT?T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604500107.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-16b, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604500107
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 7.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K May 19 07:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:22 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Apr 13 08:03 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 185K Apr 13 08:03 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 13 08:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 72K Apr 13 08:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 945K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-00
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-01
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-02
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-03
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-04
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-05
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-06
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-07
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-08
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-09
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-10
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-11
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-12
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-13
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-14
FORMULA_NAME FlexibleBarrier-PT-16b-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717018802211
FORMULA FlexibleBarrier-PT-16b-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-16b-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-16b-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-16b-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-16b-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-16b-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 19 FlexibleBarrier-PT-16b-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 31 FlexibleBarrier-PT-16b-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 FlexibleBarrier-PT-16b-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for FlexibleBarrier-PT-16b-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for FlexibleBarrier-PT-16b-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for FlexibleBarrier-PT-16b-LTLCardinality-05
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 21:44:59] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 51 (type CNST) for 50 FlexibleBarrier-PT-16b-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 51 (type CNST) for FlexibleBarrier-PT-16b-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 12 (type CNST) for 9 FlexibleBarrier-PT-16b-LTLCardinality-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 44 FlexibleBarrier-PT-16b-LTLCardinality-12
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 28 FlexibleBarrier-PT-16b-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 44 FlexibleBarrier-PT-16b-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 12 (type CNST) for FlexibleBarrier-PT-16b-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type EQUN) for FlexibleBarrier-PT-16b-LTLCardinality-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 28 FlexibleBarrier-PT-16b-LTLCardinality-08
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for FlexibleBarrier-PT-16b-LTLCardinality-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for FlexibleBarrier-PT-16b-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for FlexibleBarrier-PT-16b-LTLCardinality-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 FlexibleBarrier-PT-16b-LTLCardinality-02
[[35mlola[0m][I] time limit : 330 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 3/330 2/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 82926 m, 16585 m/sec, 219511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 8/330 4/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 253170 m, 34048 m/sec, 723615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 13/330 7/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 403268 m, 30019 m/sec, 1255427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 18/330 8/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 491167 m, 17579 m/sec, 1759434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 23/330 10/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 638716 m, 29509 m/sec, 2255310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 28/330 11/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 803671 m, 32991 m/sec, 2769496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 33/330 13/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 927965 m, 24858 m/sec, 3299728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 38/330 13/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1007321 m, 15871 m/sec, 3798216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 43/330 14/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1119750 m, 22485 m/sec, 4300671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 48/330 15/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1257928 m, 27635 m/sec, 4819870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 53/330 16/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1369188 m, 22252 m/sec, 5353002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 58/330 17/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1437452 m, 13652 m/sec, 5852862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 63/330 18/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1605793 m, 33668 m/sec, 6356005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 68/330 19/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1751195 m, 29080 m/sec, 6855286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 73/330 20/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1830620 m, 15885 m/sec, 7341288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 78/330 21/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 1981790 m, 30234 m/sec, 7842914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 83/330 22/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 2144124 m, 32466 m/sec, 8352961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 88/330 23/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 2251749 m, 21525 m/sec, 8835481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 93/330 24/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 2326659 m, 14982 m/sec, 9324936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 98/330 25/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 2451898 m, 25047 m/sec, 9827855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 103/330 26/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 2581147 m, 25849 m/sec, 10340338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 108/330 26/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 2675901 m, 18950 m/sec, 10852829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 113/330 27/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 2747879 m, 14395 m/sec, 11299508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 118/330 28/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 2922547 m, 34933 m/sec, 11802382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 123/330 29/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3047319 m, 24954 m/sec, 12311133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 128/330 30/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3135506 m, 17637 m/sec, 12782252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 133/330 31/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3293962 m, 31691 m/sec, 13286573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 138/330 33/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3430161 m, 27239 m/sec, 13787740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 143/330 33/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3524003 m, 18768 m/sec, 14280653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 148/330 34/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3610790 m, 17357 m/sec, 14760531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 153/330 35/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3746744 m, 27190 m/sec, 15272450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 158/330 36/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3854126 m, 21476 m/sec, 15795606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 163/330 36/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 3923560 m, 13886 m/sec, 16267853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 168/330 38/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4095176 m, 34323 m/sec, 16761376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 173/330 39/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4214079 m, 23780 m/sec, 17249931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 178/330 39/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4276866 m, 12557 m/sec, 17636630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 183/330 40/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4429832 m, 30593 m/sec, 18121031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 188/330 41/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4555243 m, 25082 m/sec, 18570590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 193/330 42/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4630932 m, 15137 m/sec, 18936244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 198/330 43/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4697874 m, 13388 m/sec, 19400770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 203/330 44/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4828482 m, 26121 m/sec, 19891398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 208/330 44/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4927802 m, 19864 m/sec, 20333691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 213/330 45/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 4998857 m, 14211 m/sec, 20762665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 218/330 46/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 5114628 m, 23154 m/sec, 21218902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 223/330 47/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 5257469 m, 28568 m/sec, 21675375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 228/330 48/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 5355686 m, 19643 m/sec, 22179953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 233/330 49/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 5491622 m, 27187 m/sec, 22645989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 238/330 50/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 5625982 m, 26872 m/sec, 23108184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 243/330 51/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 5711138 m, 17031 m/sec, 23604379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 248/330 52/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 5863811 m, 30534 m/sec, 24062891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 253/330 53/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 5993296 m, 25897 m/sec, 24534230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 258/330 54/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 6076863 m, 16713 m/sec, 25023901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 263/330 55/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 6232609 m, 31149 m/sec, 25469280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 268/330 56/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 6357701 m, 25018 m/sec, 25948674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 273/330 57/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 6447086 m, 17877 m/sec, 26432482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 278/330 58/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 6598453 m, 30273 m/sec, 26867376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 283/330 59/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 6717082 m, 23725 m/sec, 27355680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 288/330 60/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 6812652 m, 19114 m/sec, 27832100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 293/330 61/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 6961259 m, 29721 m/sec, 28257060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 298/330 62/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 7074448 m, 22637 m/sec, 28753052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 303/330 62/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 7175624 m, 20235 m/sec, 29220019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 308/330 64/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 7319863 m, 28847 m/sec, 29634811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 313/330 64/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 7429547 m, 21936 m/sec, 30136645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 318/330 65/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 7533652 m, 20821 m/sec, 30596480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 323/330 66/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 7675786 m, 28426 m/sec, 31011507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 328/330 67/2000 FlexibleBarrier-PT-16b-LTLCardinality-02 7784081 m, 21659 m/sec, 31517523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 FlexibleBarrier-PT-16b-LTLCardinality-15
[[35mlola[0m][I] time limit : 329 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 FlexibleBarrier-PT-16b-LTLCardinality-02
[[35mlola[0m][I] time limit : 2969 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/329 3/5 FlexibleBarrier-PT-16b-LTLCardinality-02 178253 m, -1521165 m/sec, 509097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 FlexibleBarrier-PT-16b-LTLCardinality-13
[[35mlola[0m][I] time limit : 369 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 FlexibleBarrier-PT-16b-LTLCardinality-10
[[35mlola[0m][I] time limit : 422 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 5/422 3/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 205855 m, 41171 m/sec, 522133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 10/422 4/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 369103 m, 32649 m/sec, 1051381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 15/422 6/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 545632 m, 35305 m/sec, 1556910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 20/422 7/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 720637 m, 35001 m/sec, 2064374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 25/422 9/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 904992 m, 36871 m/sec, 2589297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 30/422 11/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 1059115 m, 30824 m/sec, 3121314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 35/422 12/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 1185379 m, 25252 m/sec, 3659732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 40/422 13/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 1297453 m, 22414 m/sec, 4197631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 45/422 14/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 1388148 m, 18139 m/sec, 4715346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 50/422 15/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 1463126 m, 14995 m/sec, 5244671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 55/422 16/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 1602880 m, 27950 m/sec, 5749915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 60/422 17/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 1759408 m, 31305 m/sec, 6267264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 65/422 18/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 1916224 m, 31363 m/sec, 6767039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 70/422 19/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 2077291 m, 32213 m/sec, 7263904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 75/422 20/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 2244439 m, 33429 m/sec, 7788513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 80/422 21/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 2412739 m, 33660 m/sec, 8317113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 85/422 23/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 2555152 m, 28482 m/sec, 8850654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 90/422 23/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 2673818 m, 23733 m/sec, 9392738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 95/422 24/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 2790232 m, 23282 m/sec, 9933463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 100/422 25/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 2887462 m, 19446 m/sec, 10471828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 105/422 26/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 2968402 m, 16188 m/sec, 10990452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 110/422 26/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 3022954 m, 10910 m/sec, 11520726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 115/422 27/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 3144031 m, 24215 m/sec, 12041893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 120/422 28/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 3269428 m, 25079 m/sec, 12563804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 125/422 29/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 3406021 m, 27318 m/sec, 13080358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 130/422 29/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 3540968 m, 26989 m/sec, 13590214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 135/422 30/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 3686010 m, 29008 m/sec, 14128626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 140/422 31/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 3829703 m, 28738 m/sec, 14665256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 145/422 32/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 3946708 m, 23401 m/sec, 15206020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 150/422 33/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 4049785 m, 20615 m/sec, 15750184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 155/422 34/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 4150018 m, 20046 m/sec, 16291103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 160/422 34/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 4226743 m, 15345 m/sec, 16822183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 165/422 35/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 4296508 m, 13953 m/sec, 17344187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 170/422 35/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 4408563 m, 22411 m/sec, 17863070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 175/422 36/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 4577689 m, 33825 m/sec, 18370775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 180/422 38/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 4751815 m, 34825 m/sec, 18873087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 185/422 39/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 4931590 m, 35955 m/sec, 19392205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 190/422 40/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 5099440 m, 33570 m/sec, 19910355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 195/422 41/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 5220967 m, 24305 m/sec, 20430622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 200/422 42/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 5337277 m, 23262 m/sec, 20930725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 205/422 42/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 5428345 m, 18213 m/sec, 21467346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 210/422 43/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 5491816 m, 12694 m/sec, 21983131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 215/422 44/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 5627870 m, 27210 m/sec, 22494068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 220/422 45/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 5779891 m, 30404 m/sec, 23006226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 225/422 46/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 5939878 m, 31997 m/sec, 23508616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 230/422 47/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 6103168 m, 32658 m/sec, 24021667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 235/422 48/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 6270730 m, 33512 m/sec, 24551821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 240/422 49/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 6437911 m, 33436 m/sec, 25079581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 245/422 50/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 6561133 m, 24644 m/sec, 25609389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 250/422 51/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 6672421 m, 22257 m/sec, 26126471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 255/422 52/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 6782164 m, 21948 m/sec, 26627252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 260/422 52/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 6869449 m, 17457 m/sec, 27158387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 265/422 53/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 6950683 m, 16246 m/sec, 27681894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 270/422 53/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 7009096 m, 11682 m/sec, 28203830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 275/422 54/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 7149307 m, 28042 m/sec, 28720056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 280/422 55/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 7289784 m, 28095 m/sec, 29236922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 285/422 56/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 7432651 m, 28573 m/sec, 29772982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 290/422 57/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 7575826 m, 28635 m/sec, 30307081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 295/422 58/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 7711084 m, 27051 m/sec, 30838300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 300/422 59/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 7812163 m, 20215 m/sec, 31376174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 305/422 59/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 7916299 m, 20827 m/sec, 31924718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 310/422 60/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 8012273 m, 19194 m/sec, 32454797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 315/422 61/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 8087581 m, 15061 m/sec, 32972559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 320/422 61/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 8149636 m, 12411 m/sec, 33474678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 325/422 62/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 8271580 m, 24388 m/sec, 33982057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 330/422 63/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 8447845 m, 35253 m/sec, 34495942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 335/422 64/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 8626519 m, 35734 m/sec, 35004202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 340/422 65/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 8803540 m, 35404 m/sec, 35509331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 345/422 66/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 8940658 m, 27423 m/sec, 36030212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 350/422 67/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 9063916 m, 24651 m/sec, 36558984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 355/422 68/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 9166990 m, 20614 m/sec, 37079038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 360/422 69/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 9251437 m, 16889 m/sec, 37579666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 365/422 69/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 9329119 m, 15536 m/sec, 38089732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 370/422 70/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 9487226 m, 31621 m/sec, 38602193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 375/422 71/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 9651031 m, 32761 m/sec, 39119696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 380/422 72/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 9813638 m, 32521 m/sec, 39634958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 385/422 73/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 9975412 m, 32354 m/sec, 40147706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 390/422 75/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 10136293 m, 32176 m/sec, 40655878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 395/422 75/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 10251286 m, 22998 m/sec, 41188135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 400/422 76/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 10367533 m, 23249 m/sec, 41718865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 405/422 77/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 10477981 m, 22089 m/sec, 42244984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 410/422 77/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 10559641 m, 16332 m/sec, 42763490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 415/422 78/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 10633972 m, 14866 m/sec, 43266785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 420/422 78/2000 FlexibleBarrier-PT-16b-LTLCardinality-10 10703207 m, 13847 m/sec, 43781284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FlexibleBarrier-PT-16b-LTLCardinality-07
[[35mlola[0m][I] time limit : 422 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 FlexibleBarrier-PT-16b-LTLCardinality-10
[[35mlola[0m][I] time limit : 2534 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/422 3/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 175218 m, 35043 m/sec, 500595 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 5/2534 3/5 FlexibleBarrier-PT-16b-LTLCardinality-10 202833 m, -2100074 m/sec, 513405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 10/422 6/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 344657 m, 33887 m/sec, 1004412 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 10/362 4/5 FlexibleBarrier-PT-16b-LTLCardinality-10 366088 m, 32651 m/sec, 1038048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 15/422 8/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 451544 m, 21377 m/sec, 1511573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 20/422 9/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 556907 m, 21072 m/sec, 1991881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 25/422 10/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 711765 m, 30971 m/sec, 2482170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 30/422 12/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 864105 m, 30468 m/sec, 3006683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 35/422 13/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 968153 m, 20809 m/sec, 3526347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 40/422 14/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 1042980 m, 14965 m/sec, 3995777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 45/422 15/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 1169267 m, 25257 m/sec, 4485972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 50/422 16/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 1305375 m, 27221 m/sec, 5015785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 55/422 16/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 1399232 m, 18771 m/sec, 5539811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 60/422 17/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 1489724 m, 18098 m/sec, 6019612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 65/422 18/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 1666699 m, 35395 m/sec, 6528571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 70/422 19/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 1785445 m, 23749 m/sec, 7012721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 75/422 20/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 1878720 m, 18655 m/sec, 7510544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 80/422 21/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2037022 m, 31660 m/sec, 8019589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 85/422 23/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2187200 m, 30035 m/sec, 8537716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 90/422 23/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2281592 m, 18878 m/sec, 9000508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 95/422 24/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2357715 m, 15224 m/sec, 9481821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 100/422 25/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2496468 m, 27750 m/sec, 9994030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 105/422 26/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2613508 m, 23408 m/sec, 10510254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 110/422 27/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2697309 m, 16760 m/sec, 11002513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 115/422 28/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2811965 m, 22931 m/sec, 11484085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 120/422 29/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 2975352 m, 32677 m/sec, 11988514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 125/422 30/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3078768 m, 20683 m/sec, 12492401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 130/422 31/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3202157 m, 24677 m/sec, 12998115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 135/422 32/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3364212 m, 32411 m/sec, 13510314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 140/422 33/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3483948 m, 23947 m/sec, 14035625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 145/422 33/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3549898 m, 13190 m/sec, 14497192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 150/422 34/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3676404 m, 25301 m/sec, 15004790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 155/422 35/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3802089 m, 25137 m/sec, 15521958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 160/422 36/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3887213 m, 17024 m/sec, 16017728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 165/422 37/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 3998297 m, 22216 m/sec, 16485859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 170/422 38/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4156473 m, 31635 m/sec, 16991248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 175/422 39/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4247159 m, 18137 m/sec, 17440917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 180/422 40/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4365325 m, 23633 m/sec, 17915546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 185/422 41/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4523406 m, 31616 m/sec, 18419960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 190/422 42/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4607772 m, 16873 m/sec, 18817554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 195/422 42/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4683014 m, 15048 m/sec, 19280952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 200/422 43/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4797075 m, 22812 m/sec, 19772498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 205/422 44/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4912814 m, 23147 m/sec, 20254463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 210/422 45/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 4982343 m, 13905 m/sec, 20655571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 215/422 46/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 5078821 m, 19295 m/sec, 21115717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 220/422 47/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 5225291 m, 29294 m/sec, 21537437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 225/422 48/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 5335734 m, 22088 m/sec, 22053781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 230/422 49/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 5449917 m, 22836 m/sec, 22529442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 235/422 50/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 5590089 m, 28034 m/sec, 22953555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 240/422 51/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 5698399 m, 21662 m/sec, 23474154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 245/422 52/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 5821081 m, 24536 m/sec, 23943438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 250/422 53/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 5957745 m, 27332 m/sec, 24381858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 255/422 53/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 6055800 m, 19611 m/sec, 24889059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 260/422 55/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 6192352 m, 27310 m/sec, 25354856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 265/422 56/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 6325295 m, 26588 m/sec, 25809840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 270/422 56/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 6410830 m, 17107 m/sec, 26311056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 275/422 57/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 6561567 m, 30147 m/sec, 26761034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 280/422 58/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 6688564 m, 25399 m/sec, 27220965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 285/422 59/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 6770070 m, 16301 m/sec, 27710856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 290/422 60/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 6928124 m, 31610 m/sec, 28163059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 295/422 61/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7052216 m, 24818 m/sec, 28632990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 300/422 62/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7133312 m, 16219 m/sec, 29099391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 305/422 63/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7278094 m, 28956 m/sec, 29517222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 310/422 64/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7401350 m, 24651 m/sec, 29980428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 315/422 65/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7482810 m, 16292 m/sec, 30450116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 320/422 66/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7626243 m, 28686 m/sec, 30861776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 325/422 67/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7747176 m, 24186 m/sec, 31316501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 330/422 68/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7825666 m, 15698 m/sec, 31782406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 335/422 69/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 7968996 m, 28666 m/sec, 32193738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 340/422 70/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 8090944 m, 24389 m/sec, 32642981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 345/422 70/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 8167431 m, 15297 m/sec, 33111091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 350/422 71/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 8311042 m, 28722 m/sec, 33523441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 355/422 72/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 8433540 m, 24499 m/sec, 33964303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 360/422 73/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 8510384 m, 15368 m/sec, 34444293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 365/422 74/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 8657990 m, 29521 m/sec, 34869621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 370/422 75/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 8781938 m, 24789 m/sec, 35310276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 375/422 76/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 8860033 m, 15619 m/sec, 35792874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 380/422 77/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 9011673 m, 30328 m/sec, 36231103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 385/422 78/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 9137174 m, 25100 m/sec, 36686157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 390/422 79/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 9219262 m, 16417 m/sec, 37177598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 395/422 80/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 9394157 m, 34979 m/sec, 37678728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 400/422 81/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 9520853 m, 25339 m/sec, 38204859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 405/422 82/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 9635699 m, 22969 m/sec, 38719769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 410/422 83/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 9794834 m, 31827 m/sec, 39210459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 415/422 84/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 9901512 m, 21335 m/sec, 39745250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 420/422 85/2000 FlexibleBarrier-PT-16b-LTLCardinality-07 10047621 m, 29221 m/sec, 40249793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 26 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 FlexibleBarrier-PT-16b-LTLCardinality-06
[[35mlola[0m][I] time limit : 421 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FlexibleBarrier-PT-16b-LTLCardinality-07
[[35mlola[0m][I] time limit : 2109 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 26 LTL EXCL 5/421 3/5 FlexibleBarrier-PT-16b-LTLCardinality-07 180059 m, -1973512 m/sec, 512756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 26 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 FlexibleBarrier-PT-16b-LTLCardinality-04
[[35mlola[0m][I] time limit : 524 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 FlexibleBarrier-PT-16b-LTLCardinality-03
[[35mlola[0m][I] time limit : 699 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FlexibleBarrier-PT-16b-LTLCardinality-01
[[35mlola[0m][I] time limit : 1049 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for FlexibleBarrier-PT-16b-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 32
[[35mlola[0m][I] fired transitions : 32
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-16b-LTLCardinality-00
[[35mlola[0m][I] time limit : 2099 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/2099 3/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 180090 m, 36018 m/sec, 512980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/2099 6/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 349725 m, 33927 m/sec, 1025339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/2099 8/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 456910 m, 21437 m/sec, 1538395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/2099 9/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 565355 m, 21689 m/sec, 2025137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/2099 11/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 720451 m, 31019 m/sec, 2509241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/2099 12/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 869040 m, 29717 m/sec, 3028340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/2099 13/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 971324 m, 20456 m/sec, 3546031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/2099 14/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 1051368 m, 16008 m/sec, 4027777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/2099 15/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 1178459 m, 25418 m/sec, 4521547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/2099 16/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 1311472 m, 26602 m/sec, 5047649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/2099 16/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 1403395 m, 18384 m/sec, 5569230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/2099 17/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 1503270 m, 19975 m/sec, 6058213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/2099 19/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 1677597 m, 34865 m/sec, 6560036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/2099 19/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 1790441 m, 22568 m/sec, 7041970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/2099 20/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 1885037 m, 18919 m/sec, 7533082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/2099 21/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2042947 m, 31582 m/sec, 8033078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/2099 23/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2187199 m, 28850 m/sec, 8537612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/2099 23/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2281135 m, 18787 m/sec, 8998963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/2099 24/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2360976 m, 15968 m/sec, 9490705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/2099 25/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2498366 m, 27478 m/sec, 10000052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/2099 26/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2614887 m, 23304 m/sec, 10516351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/2099 27/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2697911 m, 16604 m/sec, 11005038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/2099 28/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2808635 m, 22144 m/sec, 11477724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/2099 29/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 2970714 m, 32415 m/sec, 11968076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/2099 30/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3071048 m, 20066 m/sec, 12450259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/2099 31/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3183335 m, 22457 m/sec, 12935213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/2099 32/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3341788 m, 31690 m/sec, 13435051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/2099 33/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3464021 m, 24446 m/sec, 13944993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/2099 33/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3544164 m, 16028 m/sec, 14419841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/2099 34/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3652774 m, 21722 m/sec, 14917609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/2099 35/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3782283 m, 25901 m/sec, 15417330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/2099 36/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3874522 m, 18447 m/sec, 15928335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/2099 37/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 3966263 m, 18348 m/sec, 16390112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/2099 38/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4130762 m, 32899 m/sec, 16881612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/2099 39/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4229629 m, 19773 m/sec, 17340953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/2099 40/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4321161 m, 18306 m/sec, 17776242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/2099 41/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4476108 m, 30989 m/sec, 18269400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/2099 42/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4579876 m, 20753 m/sec, 18686278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/2099 42/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4656750 m, 15374 m/sec, 19102891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/2099 43/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4740040 m, 16658 m/sec, 19560109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/2099 44/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4872520 m, 26496 m/sec, 20056399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/2099 45/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 4950367 m, 15569 m/sec, 20456964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/2099 45/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 5010953 m, 12117 m/sec, 20902356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/2099 46/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 5164657 m, 30740 m/sec, 21362909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/2099 47/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 5295325 m, 26133 m/sec, 21837735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/2099 48/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 5380308 m, 16996 m/sec, 22326965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/2099 49/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 5537024 m, 31343 m/sec, 22779415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/2099 50/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 5661389 m, 24873 m/sec, 23262540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/2099 51/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 5753616 m, 18445 m/sec, 23745350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/2099 52/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 5905127 m, 30302 m/sec, 24180779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/2099 53/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6021272 m, 23229 m/sec, 24674907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/2099 54/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6120399 m, 19825 m/sec, 25150511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/2099 55/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6270975 m, 30115 m/sec, 25579975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/2099 56/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6381423 m, 22089 m/sec, 26088379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/2099 57/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6489891 m, 21693 m/sec, 26555303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/2099 58/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6633525 m, 28726 m/sec, 26984547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/2099 59/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6740304 m, 21355 m/sec, 27493334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/2099 60/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6855538 m, 23046 m/sec, 27953672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/2099 61/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 6995333 m, 27959 m/sec, 28387920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/2099 62/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 7098968 m, 20727 m/sec, 28889863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/2099 63/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 7218940 m, 23994 m/sec, 29344424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/2099 64/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 7354702 m, 27152 m/sec, 29781224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/2099 65/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 7452544 m, 19568 m/sec, 30278431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/2099 66/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 7577384 m, 24968 m/sec, 30724186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/2099 67/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 7710409 m, 26605 m/sec, 31159161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/2099 67/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 7805138 m, 18945 m/sec, 31651008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/2099 68/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 7934102 m, 25792 m/sec, 32094355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/2099 69/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8065265 m, 26232 m/sec, 32532326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/2099 70/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8158156 m, 18578 m/sec, 33019595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/2099 71/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8287323 m, 25833 m/sec, 33456662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/2099 72/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8417682 m, 26071 m/sec, 33896007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/2099 73/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8509404 m, 18344 m/sec, 34384150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/2099 74/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8640687 m, 26256 m/sec, 34818449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/2099 75/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8768773 m, 25617 m/sec, 35254628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 375/2099 76/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8859298 m, 18105 m/sec, 35737599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 380/2099 77/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 8990611 m, 26262 m/sec, 36171094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 385/2099 78/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 9118619 m, 25601 m/sec, 36606935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 390/2099 79/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 9209144 m, 18105 m/sec, 37089822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 395/2099 80/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 9356412 m, 29453 m/sec, 37571819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 400/2099 81/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 9493764 m, 27470 m/sec, 38066393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 405/2099 82/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 9585575 m, 18362 m/sec, 38575310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 410/2099 83/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 9751988 m, 33282 m/sec, 39053269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 415/2099 84/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 9873359 m, 24274 m/sec, 39572268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 420/2099 85/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 9985752 m, 22478 m/sec, 40072495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 425/2099 86/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 10140903 m, 31030 m/sec, 40545849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 430/2099 87/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 10249006 m, 21620 m/sec, 41071473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 435/2099 88/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 10383387 m, 26876 m/sec, 41564030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 440/2099 89/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 10526691 m, 28660 m/sec, 42051787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 445/2099 90/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 10610883 m, 16838 m/sec, 42565035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 450/2099 91/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 10780405 m, 33904 m/sec, 43049000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 455/2099 92/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 10909486 m, 25816 m/sec, 43551280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 460/2099 93/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 11010060 m, 20114 m/sec, 44055825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 465/2099 94/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 11170449 m, 32077 m/sec, 44520011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 470/2099 95/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 11283658 m, 22641 m/sec, 45046089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 475/2099 96/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 11404110 m, 24090 m/sec, 45538670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 480/2099 97/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 11553976 m, 29973 m/sec, 46014657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 485/2099 98/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 11654535 m, 20111 m/sec, 46531905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 490/2099 99/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 11799506 m, 28994 m/sec, 47019954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 495/2099 100/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 11937503 m, 27599 m/sec, 47509814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 500/2099 101/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 12025800 m, 17659 m/sec, 48017953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 505/2099 103/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 12192579 m, 33355 m/sec, 48496609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 510/2099 104/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 12316647 m, 24813 m/sec, 49004912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 515/2099 104/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 12423634 m, 21397 m/sec, 49505761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 520/2099 106/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 12581067 m, 31486 m/sec, 49974467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 525/2099 107/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 12690530 m, 21892 m/sec, 50500533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 530/2099 108/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 12818200 m, 25534 m/sec, 50990088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 535/2099 109/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 12963958 m, 29151 m/sec, 51468753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 540/2099 109/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 13057852 m, 18778 m/sec, 51981001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 545/2099 111/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 13211963 m, 30822 m/sec, 52468110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 550/2099 112/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 13346927 m, 26992 m/sec, 52963744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 555/2099 113/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 13440286 m, 18671 m/sec, 53469984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 560/2099 114/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 13604059 m, 32754 m/sec, 53940044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 565/2099 115/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 13722678 m, 23723 m/sec, 54453861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 570/2099 116/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 13834117 m, 22287 m/sec, 54948088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 575/2099 117/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 13987126 m, 30601 m/sec, 55412811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 580/2099 118/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 14094917 m, 21558 m/sec, 55930891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 585/2099 119/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 14224412 m, 25899 m/sec, 56417092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 590/2099 120/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 14367578 m, 28633 m/sec, 56896538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 595/2099 121/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 14457280 m, 17940 m/sec, 57407448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 600/2099 122/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 14616967 m, 31937 m/sec, 57890978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 605/2099 123/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 14749172 m, 26441 m/sec, 58385310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 610/2099 124/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 14843819 m, 18929 m/sec, 58889042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 615/2099 125/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15016749 m, 34586 m/sec, 59385881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 620/2099 126/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15121110 m, 20872 m/sec, 59858630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 625/2099 127/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15207458 m, 17269 m/sec, 60346010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2126 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 630/2099 128/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15299529 m, 18414 m/sec, 60833577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2131 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 635/2099 128/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15394610 m, 19016 m/sec, 61306956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2136 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 640/2099 129/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15478256 m, 16729 m/sec, 61804765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2141 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 645/2099 130/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15573001 m, 18949 m/sec, 62287092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2146 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 650/2099 130/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15664955 m, 18390 m/sec, 62754024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2151 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 655/2099 131/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15746590 m, 16327 m/sec, 63252638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2156 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-15: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FlexibleBarrier-PT-16b-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 660/2099 132/2000 FlexibleBarrier-PT-16b-LTLCardinality-00 15845588 m, 19799 m/sec, 63728649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2161 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-03: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-08: F false state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-09: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-16b-LTLCardinality-12: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-16b-LTLCardinality-13: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-16b"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-16b, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604500107"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-16b.tgz
mv FlexibleBarrier-PT-16b execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;