MCC'2024- Execution of r181-tall-171640604500083

About the Execution of LoLA for FlexibleBarrier-PT-14a

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
0.000	258920.00	0.00	0.00	F??TFFTF??TFTT??	normal

Execution Chart

Sorry, for this execution, no execution chart could be reported.

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604500083.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-14a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604500083
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 620K
-rw-r--r-- 1 mcc users 9.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 107K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Apr 13 10:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 98K Apr 13 10:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Apr 13 10:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Apr 13 10:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 169K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-00
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-01
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-02
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-03
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-04
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-05
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-06
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-07
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-08
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-09
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-10
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-11
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-12
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-13
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-14
FORMULA_NAME FlexibleBarrier-PT-14a-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717016662217

FORMULA FlexibleBarrier-PT-14a-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-14a-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717016921137

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 48 (type SKEL/SRCH) for 6 FlexibleBarrier-PT-14a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type SKEL/SRCH) for FlexibleBarrier-PT-14a-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 6
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 49 (type SKEL/SRCH) for 9 FlexibleBarrier-PT-14a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] FINISHED task # 49 (type SKEL/SRCH) for FlexibleBarrier-PT-14a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for FlexibleBarrier-PT-14a-LTLCardinality-03 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 50 (type SKEL/SRCH) for 15 FlexibleBarrier-PT-14a-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type SKEL/SRCH) for FlexibleBarrier-PT-14a-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 51 (type SKEL/SRCH) for 27 FlexibleBarrier-PT-14a-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type SKEL/SRCH) for FlexibleBarrier-PT-14a-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] planning for FlexibleBarrier-PT-14a-LTLCardinality-05 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 FlexibleBarrier-PT-14a-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 FlexibleBarrier-PT-14a-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for FlexibleBarrier-PT-14a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for FlexibleBarrier-PT-14a-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 34 (type CNST) for 33 FlexibleBarrier-PT-14a-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 34 (type CNST) for FlexibleBarrier-PT-14a-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type SKEL/SRCH) for 18 FlexibleBarrier-PT-14a-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 52 (type SKEL/SRCH) for FlexibleBarrier-PT-14a-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 FlexibleBarrier-PT-14a-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for FlexibleBarrier-PT-14a-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 FlexibleBarrier-PT-14a-LTLCardinality-12
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for FlexibleBarrier-PT-14a-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 FlexibleBarrier-PT-14a-LTLCardinality-07
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for FlexibleBarrier-PT-14a-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 FlexibleBarrier-PT-14a-LTLCardinality-04
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for FlexibleBarrier-PT-14a-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 FlexibleBarrier-PT-14a-LTLCardinality-01
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 24 FlexibleBarrier-PT-14a-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for FlexibleBarrier-PT-14a-LTLCardinality-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 5/599 15/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 2169380 m, 433876 m/sec, 3084106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 10/599 27/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 4092449 m, 384613 m/sec, 5990475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 15/599 40/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 6100067 m, 401523 m/sec, 9024606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 20/599 52/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 7984061 m, 376798 m/sec, 11964904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 25/599 64/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 9760013 m, 355190 m/sec, 14760871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 30/599 75/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 11455433 m, 339084 m/sec, 17477753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 35/599 85/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 13088261 m, 326565 m/sec, 20110647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 40/599 96/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 14687078 m, 319763 m/sec, 22743981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 45/599 106/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 16262956 m, 315175 m/sec, 25360801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 50/599 116/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 17843663 m, 316141 m/sec, 27953870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 55/599 126/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 19477501 m, 326767 m/sec, 30636084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 60/599 137/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 21044880 m, 313475 m/sec, 33255220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 65/599 146/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 22512597 m, 293543 m/sec, 35763439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 70/599 156/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 24004425 m, 298365 m/sec, 38284038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 75/599 165/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 25485853 m, 296285 m/sec, 40798716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 80/599 175/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 26929348 m, 288699 m/sec, 43280332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 85/599 184/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 28344679 m, 283066 m/sec, 45735140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 90/599 194/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 29916485 m, 314361 m/sec, 48353490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 95/599 203/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 31310953 m, 278893 m/sec, 50777870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 100/599 214/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 33090645 m, 355938 m/sec, 53532288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 105/599 225/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 34786293 m, 339129 m/sec, 56255917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 110/599 236/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 36503036 m, 343348 m/sec, 59026717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 115/599 247/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 38084548 m, 316302 m/sec, 61688999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 120/599 257/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 39685452 m, 320180 m/sec, 64349108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 125/599 267/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 41201351 m, 303179 m/sec, 66930131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 130/599 277/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 42729963 m, 305722 m/sec, 69546496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 135/599 286/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 44160613 m, 286130 m/sec, 72017961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 140/599 295/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 45579297 m, 283736 m/sec, 74507808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 145/599 304/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 46988262 m, 281793 m/sec, 76971201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 150/599 313/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 48376708 m, 277689 m/sec, 79421265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 155/599 322/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 49753147 m, 275287 m/sec, 81869369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 160/599 331/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 51175870 m, 284544 m/sec, 84371215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 165/599 342/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 52913330 m, 347492 m/sec, 87221496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 170/599 352/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 54371015 m, 291537 m/sec, 89758337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 175/599 362/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 55972331 m, 320263 m/sec, 92520956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 180/599 373/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 57619661 m, 329466 m/sec, 95293883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 185/599 381/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 58948432 m, 265754 m/sec, 97665564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 190/599 392/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 60573446 m, 325002 m/sec, 100374743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 195/599 402/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 62083121 m, 301935 m/sec, 103006211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 200/599 411/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 63466449 m, 276665 m/sec, 105448133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 205/599 419/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 64836124 m, 273935 m/sec, 107899864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 210/599 428/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 66211932 m, 275161 m/sec, 110349634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 215/599 437/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 67578177 m, 273249 m/sec, 112762185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 220/599 446/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 68903087 m, 264982 m/sec, 115137478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 225/599 455/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 70394016 m, 298185 m/sec, 117691511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 230/599 464/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 71735499 m, 268296 m/sec, 120068202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 235/599 473/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 73057960 m, 264492 m/sec, 122513918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 240/599 481/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 74412652 m, 270938 m/sec, 124939825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 245/599 490/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 75757920 m, 269053 m/sec, 127351832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 250/599 499/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 77090069 m, 266429 m/sec, 129755513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-05: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-06: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-14a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-14a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-14a-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 255/599 508/2000 FlexibleBarrier-PT-14a-LTLCardinality-01 78474996 m, 276985 m/sec, 132249435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-14a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-14a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604500083"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-14a.tgz
mv FlexibleBarrier-PT-14a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;