About the Execution of LoLA for FlexibleBarrier-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.084 | 357648.00 | 361152.00 | 1248.50 | T?T???FTT??F???? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r181-tall-171640604400051.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FlexibleBarrier-PT-10a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r181-tall-171640604400051
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Apr 22 14:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.1K Apr 13 09:50 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 81K Apr 13 09:50 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Apr 13 09:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Apr 13 09:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Apr 22 14:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 94K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-00
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-01
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-02
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-03
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-04
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-05
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-06
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-07
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-08
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-09
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-10
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-11
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-12
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-13
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-14
FORMULA_NAME FlexibleBarrier-PT-10a-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717012777148
FORMULA FlexibleBarrier-PT-10a-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-10a-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-10a-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-10a-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-10a-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FlexibleBarrier-PT-10a-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717013134796
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 29 FlexibleBarrier-PT-10a-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for FlexibleBarrier-PT-10a-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 FlexibleBarrier-PT-10a-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for FlexibleBarrier-PT-10a-LTLCardinality-02
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 19 FlexibleBarrier-PT-10a-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for FlexibleBarrier-PT-10a-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19
[[35mlola[0m][I] fired transitions : 23
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 33 (type CNST) for 32 FlexibleBarrier-PT-10a-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 35 FlexibleBarrier-PT-10a-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for FlexibleBarrier-PT-10a-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 33 (type CNST) for FlexibleBarrier-PT-10a-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 41 FlexibleBarrier-PT-10a-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 22 FlexibleBarrier-PT-10a-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for FlexibleBarrier-PT-10a-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for FlexibleBarrier-PT-10a-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 FlexibleBarrier-PT-10a-LTLCardinality-00
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for FlexibleBarrier-PT-10a-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 9 FlexibleBarrier-PT-10a-LTLCardinality-03
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type FNDP) for 9 FlexibleBarrier-PT-10a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 9 FlexibleBarrier-PT-10a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for FlexibleBarrier-PT-10a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 63 (type FNDP) for FlexibleBarrier-PT-10a-LTLCardinality-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for FlexibleBarrier-PT-10a-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 FlexibleBarrier-PT-10a-LTLCardinality-10
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for FlexibleBarrier-PT-10a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for FlexibleBarrier-PT-10a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 FlexibleBarrier-PT-10a-LTLCardinality-15
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type FNDP) for FlexibleBarrier-PT-10a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 5/449 12/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 1707895 m, 341579 m/sec, 4499013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 10/449 21/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 3199775 m, 298376 m/sec, 8761126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 15/449 32/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 4815818 m, 323208 m/sec, 13200250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 20/449 41/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 6292613 m, 295359 m/sec, 17318196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 25/449 50/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 7656364 m, 272750 m/sec, 21255427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 30/449 59/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 8957264 m, 260180 m/sec, 25120880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 35/449 67/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 10224780 m, 253503 m/sec, 28897171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 40/449 75/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 11438538 m, 242751 m/sec, 32597004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 45/449 82/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 12625752 m, 237442 m/sec, 36240019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 50/449 90/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 13812443 m, 237338 m/sec, 39916606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 55/449 98/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 15009392 m, 239389 m/sec, 43666302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 60/449 105/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 16157740 m, 229669 m/sec, 47260748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 65/449 112/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 17286192 m, 225690 m/sec, 50863727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 70/449 120/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 18409992 m, 224760 m/sec, 54447257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 75/449 127/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 19512451 m, 220491 m/sec, 57952543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 80/449 134/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 20615582 m, 220626 m/sec, 61520704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 85/449 141/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 21731610 m, 223205 m/sec, 65031616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 90/449 151/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 23314280 m, 316534 m/sec, 69363141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 95/449 161/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 24802084 m, 297560 m/sec, 73478147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 100/449 170/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 26155621 m, 270707 m/sec, 77434769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 105/449 178/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 27483768 m, 265629 m/sec, 81332756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 110/449 187/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 28792135 m, 261673 m/sec, 85266917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 115/449 195/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 30033675 m, 248308 m/sec, 89068787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 120/449 203/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 31233113 m, 239887 m/sec, 92751132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 125/449 210/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 32422549 m, 237887 m/sec, 96462730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 130/449 218/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 33578537 m, 231197 m/sec, 100073793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 135/449 225/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 34731626 m, 230617 m/sec, 103721868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 140/449 235/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 36162377 m, 286150 m/sec, 107772196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 145/449 244/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 37621321 m, 291788 m/sec, 111836765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 150/449 251/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 38736008 m, 222937 m/sec, 115371946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 155/449 258/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 39828979 m, 218594 m/sec, 118857570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 160/449 265/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 40922022 m, 218608 m/sec, 122369395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 165/449 272/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 41988055 m, 213206 m/sec, 125813779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 170/449 279/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 43061762 m, 214741 m/sec, 129301431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 175/449 286/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 44178160 m, 223279 m/sec, 132858883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 180/449 295/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 45506134 m, 265594 m/sec, 136670265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 185/449 302/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 46549707 m, 208714 m/sec, 140054048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 190/449 309/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 47623914 m, 214841 m/sec, 143511604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 195/449 315/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 48640637 m, 203344 m/sec, 146855765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 200/449 322/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 49703655 m, 212603 m/sec, 150313929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 205/449 329/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 50790439 m, 217356 m/sec, 153737810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 210/449 336/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 51877774 m, 217467 m/sec, 157154117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 215/449 343/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 53030465 m, 230538 m/sec, 160760081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 220/449 350/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 54033641 m, 200635 m/sec, 164088391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 225/449 356/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 55044077 m, 202087 m/sec, 167438330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 230/449 363/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 56131373 m, 217459 m/sec, 170908665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 235/449 370/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 57192538 m, 212233 m/sec, 174312105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 240/449 378/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 58322103 m, 225913 m/sec, 177821639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 245/449 385/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 59443518 m, 224283 m/sec, 181344817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 250/449 391/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 60464851 m, 204266 m/sec, 184672367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 255/449 398/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 61469653 m, 200960 m/sec, 187973073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 260/449 405/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 62510965 m, 208262 m/sec, 191369783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 265/449 412/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 63577999 m, 213406 m/sec, 194811634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 270/449 419/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 64696430 m, 223686 m/sec, 198354694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 275/449 425/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 65738276 m, 208369 m/sec, 201752173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 280/449 432/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 66712543 m, 194853 m/sec, 205026131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 285/449 438/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 67694900 m, 196471 m/sec, 208345839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 290/449 445/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 68752968 m, 211613 m/sec, 211754121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 295/449 451/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 69728507 m, 195107 m/sec, 215015492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 300/449 458/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 70741860 m, 202670 m/sec, 218338916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 305/449 464/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 71714401 m, 194508 m/sec, 221593060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 310/449 470/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 72707296 m, 198579 m/sec, 224881544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 315/449 477/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 73735942 m, 205729 m/sec, 228209636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 320/449 483/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 74698962 m, 192604 m/sec, 231415043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 325/449 490/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 75726828 m, 205573 m/sec, 234743292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 330/449 496/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 76674986 m, 189631 m/sec, 237953031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 335/449 502/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 77643663 m, 193735 m/sec, 241173545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 340/449 509/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 78645660 m, 200399 m/sec, 244469101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 345/449 515/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 79633818 m, 197631 m/sec, 247762294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 350/449 521/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 80610610 m, 195358 m/sec, 250986837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-08: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mFlexibleBarrier-PT-10a-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mFlexibleBarrier-PT-10a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FlexibleBarrier-PT-10a-LTLCardinality-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 355/449 527/2000 FlexibleBarrier-PT-10a-LTLCardinality-15 81550447 m, 187967 m/sec, 254079483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 397 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FlexibleBarrier-PT-10a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FlexibleBarrier-PT-10a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r181-tall-171640604400051"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FlexibleBarrier-PT-10a.tgz
mv FlexibleBarrier-PT-10a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;