About the Execution of LoLA for FamilyReunion-PT-L00200M0020C010P010G005
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
9414.168 | 3600000.00 | 10625770.00 | 4435.20 | ?????F?????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636268200514.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-PT-L00200M0020C010P010G005, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636268200514
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 130M
-rw-r--r-- 1 mcc users 1.2M Apr 12 04:02 CTLCardinality.txt
-rw-r--r-- 1 mcc users 6.7M Apr 12 04:02 CTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0M Apr 12 01:12 CTLFireability.txt
-rw-r--r-- 1 mcc users 6.3M Apr 12 01:12 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 770K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 2.8M Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.2M Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 3.1M Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.8M Apr 12 11:45 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 9.7M Apr 12 11:45 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3M Apr 12 09:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 26M Apr 12 09:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 180K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 507K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 62M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14
FORMULA_NAME FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717219629907
FORMULA FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/FNDP) for 3 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/EQUN) for 3 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 3 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/FNDP) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type SRCH) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/EQUN) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/FNDP) for 15 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/EQUN) for 15 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 15 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 43
[[35mlola[0m][I] fired transitions : 42
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 62 (type FNDP) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/FNDP) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/EQUN) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/FNDP) for 38 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/EQUN) for 38 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 38 FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/FNDP) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/EQUN) for FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2051 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2056 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2061 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2066 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2071 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2076 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2081 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2086 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2091 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2096 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2101 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2106 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2111 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2116 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-01: EF 0 0 0 0 2 0 0 1
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-05: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-09: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-10: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-14: AFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2121 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00200M0020C010P010G005-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-PT-L00200M0020C010P010G005"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-PT-L00200M0020C010P010G005, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636268200514"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-PT-L00200M0020C010P010G005.tgz
mv FamilyReunion-PT-L00200M0020C010P010G005 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;