About the Execution of LoLA for FamilyReunion-PT-L00100M0010C005P005G002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.439 | 3051962.00 | 11669254.00 | 2674.50 | ??F?F??????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636268200508.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-PT-L00100M0010C005P005G002, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636268200508
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 37M
-rw-r--r-- 1 mcc users 461K Apr 11 21:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 2.8M Apr 11 21:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 660K Apr 11 21:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.3M Apr 11 21:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 149K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 584K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 407K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.1M Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 854K Apr 11 23:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 5.1M Apr 11 23:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.3M Apr 11 22:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 4.4M Apr 11 22:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 43K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 130K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 17M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14
FORMULA_NAME FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717214611941
FORMULA FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717217663903
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 10 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 20 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-06-01 04:11:42] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13
[[35mlola[0m][I] time limit : 168 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 3/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 1608 m, 321 m/sec, 1607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 8/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 1992 m, 76 m/sec, 1992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 13/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 2367 m, 75 m/sec, 2517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 18/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 2903 m, 107 m/sec, 3415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 23/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 3368 m, 93 m/sec, 4186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 28/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 4035 m, 133 m/sec, 5298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 33/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 4698 m, 132 m/sec, 6407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 38/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 5341 m, 128 m/sec, 7473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 43/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 6015 m, 134 m/sec, 8597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 48/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 6652 m, 127 m/sec, 9656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 53/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 7303 m, 130 m/sec, 10746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 58/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 7970 m, 133 m/sec, 11856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 63/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 8580 m, 122 m/sec, 12872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 68/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 9215 m, 127 m/sec, 13928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 73/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 9877 m, 132 m/sec, 15032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 78/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 10533 m, 131 m/sec, 16125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 83/168 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 11334 m, 160 m/sec, 17462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 88/168 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 12143 m, 161 m/sec, 18811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 93/168 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 13017 m, 174 m/sec, 20269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 98/168 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 13878 m, 172 m/sec, 21708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 103/168 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 14646 m, 153 m/sec, 22982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 49 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 108/168 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 15215 m, 113 m/sec, 23935 t fired, .
[[35mlola[0m][.] 76 EF STEQ 4/2759 0/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 113/168 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 16127 m, 182 m/sec, 25486 t fired, .
[[35mlola[0m][.] 76 EF STEQ 9/2759 0/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11
[[35mlola[0m][I] result : true
[*** LOG ERROR #0003 ***] [2024-06-01 04:17:46] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 118/168 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 16840 m, 142 m/sec, 26670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 123/168 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 17993 m, 230 m/sec, 28591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 128/168 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 19232 m, 247 m/sec, 30661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 133/168 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 20496 m, 252 m/sec, 32761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 138/168 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 21761 m, 253 m/sec, 34873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 143/168 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 23007 m, 249 m/sec, 36948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 148/168 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 24312 m, 261 m/sec, 39124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 153/168 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 25343 m, 206 m/sec, 40841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 158/168 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 26508 m, 233 m/sec, 42786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 163/168 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 27729 m, 244 m/sec, 44821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 168/168 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 28562 m, 166 m/sec, 46211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 64 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 49 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11
[[35mlola[0m][I] time limit : 168 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13
[[35mlola[0m][I] time limit : 2690 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 5/2690 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 1946 m, -5323 m/sec, 1945 t fired, .
[[35mlola[0m][.] 73 EG EXCL 5/168 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1506 m, 301 m/sec, 1505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 10/2690 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 2574 m, 125 m/sec, 2863 t fired, .
[[35mlola[0m][.] 73 EG EXCL 10/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1520 m, 2 m/sec, 1519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 15/2690 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 3401 m, 165 m/sec, 4238 t fired, .
[[35mlola[0m][.] 73 EG EXCL 15/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1566 m, 9 m/sec, 1565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 20/2690 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 4464 m, 212 m/sec, 6013 t fired, .
[[35mlola[0m][.] 73 EG EXCL 20/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1596 m, 6 m/sec, 1595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 25/2690 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 5620 m, 231 m/sec, 7940 t fired, .
[[35mlola[0m][.] 73 EG EXCL 25/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1641 m, 9 m/sec, 1640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 30/2690 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 6810 m, 238 m/sec, 9923 t fired, .
[[35mlola[0m][.] 73 EG EXCL 30/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1678 m, 7 m/sec, 1677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 35/2690 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 7824 m, 202 m/sec, 11612 t fired, .
[[35mlola[0m][.] 73 EG EXCL 35/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1726 m, 9 m/sec, 1725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 40/2690 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 8863 m, 207 m/sec, 13344 t fired, .
[[35mlola[0m][.] 73 EG EXCL 40/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1776 m, 10 m/sec, 1775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 45/2690 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 10011 m, 229 m/sec, 15256 t fired, .
[[35mlola[0m][.] 73 EG EXCL 45/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1830 m, 10 m/sec, 1829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 50/2690 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 11162 m, 230 m/sec, 17181 t fired, .
[[35mlola[0m][.] 73 EG EXCL 50/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1901 m, 14 m/sec, 1900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 55/2690 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 12196 m, 206 m/sec, 18899 t fired, .
[[35mlola[0m][.] 73 EG EXCL 55/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1990 m, 17 m/sec, 1989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 60/2690 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 13313 m, 223 m/sec, 20761 t fired, .
[[35mlola[0m][.] 73 EG EXCL 60/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 2623 m, 126 m/sec, 3005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 65/2690 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 14423 m, 222 m/sec, 22613 t fired, .
[[35mlola[0m][.] 73 EG EXCL 65/158 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 4190 m, 313 m/sec, 5964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 70/2690 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 15192 m, 153 m/sec, 23892 t fired, .
[[35mlola[0m][.] 73 EG EXCL 70/158 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 5554 m, 272 m/sec, 8956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 75/2690 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 16113 m, 184 m/sec, 25461 t fired, .
[[35mlola[0m][.] 73 EG EXCL 75/158 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 6600 m, 209 m/sec, 11348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 80/2690 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 16991 m, 175 m/sec, 26922 t fired, .
[[35mlola[0m][.] 73 EG EXCL 80/158 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 7749 m, 229 m/sec, 13986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 85/2690 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 18045 m, 210 m/sec, 28679 t fired, .
[[35mlola[0m][.] 73 EG EXCL 85/158 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 8771 m, 204 m/sec, 16293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 90/2690 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 19064 m, 203 m/sec, 30378 t fired, .
[[35mlola[0m][.] 73 EG EXCL 90/158 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 9821 m, 210 m/sec, 18731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 95/2690 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 20022 m, 191 m/sec, 31975 t fired, .
[[35mlola[0m][.] 73 EG EXCL 95/158 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 10694 m, 174 m/sec, 20772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 100/2690 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 20881 m, 171 m/sec, 33407 t fired, .
[[35mlola[0m][.] 73 EG EXCL 100/158 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 13133 m, 487 m/sec, 26372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 105/2690 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 21713 m, 166 m/sec, 34792 t fired, .
[[35mlola[0m][.] 73 EG EXCL 105/158 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 15394 m, 452 m/sec, 31724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 110/2690 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 22796 m, 216 m/sec, 36598 t fired, .
[[35mlola[0m][.] 73 EG EXCL 110/158 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 16264 m, 174 m/sec, 33699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 115/2690 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 23615 m, 163 m/sec, 37960 t fired, .
[[35mlola[0m][.] 73 EG EXCL 115/158 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 18212 m, 389 m/sec, 38530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 120/2690 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 24612 m, 199 m/sec, 39623 t fired, .
[[35mlola[0m][.] 73 EG EXCL 120/158 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 19517 m, 261 m/sec, 41522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 125/2690 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 25762 m, 230 m/sec, 41537 t fired, .
[[35mlola[0m][.] 73 EG EXCL 125/158 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 20673 m, 231 m/sec, 44176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 130/2690 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 26706 m, 188 m/sec, 43112 t fired, .
[[35mlola[0m][.] 73 EG EXCL 130/158 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 21893 m, 244 m/sec, 47205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 135/2690 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 27514 m, 161 m/sec, 44460 t fired, .
[[35mlola[0m][.] 73 EG EXCL 135/158 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 24108 m, 443 m/sec, 52459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 LTL EXCL 140/2690 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 28350 m, 167 m/sec, 45850 t fired, .
[[35mlola[0m][.] 73 EG EXCL 140/158 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 26046 m, 387 m/sec, 57106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 56 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 56 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] CANCELED task # 64 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 145/179 6/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 27258 m, 242 m/sec, 60052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 150/192 6/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 30007 m, 549 m/sec, 66809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 155/192 7/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 32305 m, 459 m/sec, 72099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 160/192 7/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 33756 m, 290 m/sec, 75626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 165/192 7/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 35224 m, 293 m/sec, 79111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 170/192 7/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 37186 m, 392 m/sec, 83841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 175/192 8/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 40279 m, 618 m/sec, 91334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 180/192 9/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 43288 m, 601 m/sec, 98414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 185/192 9/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 44926 m, 327 m/sec, 102308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 190/192 9/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 46203 m, 255 m/sec, 105313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 73 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 1 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09
[[35mlola[0m][I] time limit : 191 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 49 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11
[[35mlola[0m][I] time limit : 2495 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/191 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09 2128 m, 425 m/sec, 2128 t fired, .
[[35mlola[0m][.] 73 EG EXCL 5/2495 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1207 m, -8999 m/sec, 1207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2139
[[35mlola[0m][I] fired transitions : 2140
[[35mlola[0m][I] time used : 5
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 10/191 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1532 m, 65 m/sec, 1531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 15/191 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1602 m, 14 m/sec, 1601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 20/191 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1652 m, 10 m/sec, 1651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 25/191 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1698 m, 9 m/sec, 1697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 30/191 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1751 m, 10 m/sec, 1750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 35/191 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1811 m, 12 m/sec, 1810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 40/191 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1883 m, 14 m/sec, 1882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 0 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 0 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 45/207 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 1985 m, 20 m/sec, 1984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 50/207 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 2954 m, 193 m/sec, 3628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 55/207 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 4677 m, 344 m/sec, 6993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 60/207 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 5956 m, 255 m/sec, 9874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 65/207 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 7351 m, 279 m/sec, 13179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 70/207 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 8770 m, 283 m/sec, 16289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 75/207 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 10037 m, 253 m/sec, 19263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 80/207 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 11406 m, 273 m/sec, 22342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 85/207 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 12706 m, 260 m/sec, 25434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 90/207 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 14076 m, 274 m/sec, 28644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 95/207 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 15521 m, 289 m/sec, 31985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 100/207 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 16973 m, 290 m/sec, 35778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 105/207 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 18488 m, 303 m/sec, 39176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 110/207 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 20088 m, 320 m/sec, 42832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 115/207 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 21643 m, 311 m/sec, 46625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 120/207 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 22983 m, 268 m/sec, 49776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 125/207 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 24136 m, 230 m/sec, 52529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 1 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 73 EG EXCL 130/207 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 25280 m, 228 m/sec, 55312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 73 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10
[[35mlola[0m][I] time limit : 214 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 5/214 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 1421 m, 284 m/sec, 1420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 10/214 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 1498 m, 15 m/sec, 1497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 15/214 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 1546 m, 9 m/sec, 1545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 20/214 1/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 2157 m, 122 m/sec, 2165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 25/214 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 5327 m, 634 m/sec, 7450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 30/214 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 7487 m, 432 m/sec, 11050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 35/214 2/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 9505 m, 403 m/sec, 14410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 40/214 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 11259 m, 350 m/sec, 17334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 45/214 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 12685 m, 285 m/sec, 19714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 50/214 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 14143 m, 291 m/sec, 22152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 55/214 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 15360 m, 243 m/sec, 24180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 60/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 16599 m, 247 m/sec, 26264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 65/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 17918 m, 263 m/sec, 28465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 70/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 19607 m, 337 m/sec, 31280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 75/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 21349 m, 348 m/sec, 34181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 80/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 22763 m, 282 m/sec, 36542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 85/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 24128 m, 273 m/sec, 38817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 90/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 25543 m, 283 m/sec, 41176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 95/214 6/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 26966 m, 284 m/sec, 43544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 100/214 6/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 28247 m, 256 m/sec, 45680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 105/214 6/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 29495 m, 249 m/sec, 47792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 110/214 6/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 30658 m, 232 m/sec, 49728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 115/214 7/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 32072 m, 282 m/sec, 52085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 120/214 7/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 33670 m, 319 m/sec, 54751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 125/214 7/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 35488 m, 363 m/sec, 57774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 130/214 8/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 37523 m, 407 m/sec, 61169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 135/214 8/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 39381 m, 371 m/sec, 64266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 140/214 8/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 41279 m, 379 m/sec, 67434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 145/214 9/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 42830 m, 310 m/sec, 70048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 150/214 9/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 44743 m, 382 m/sec, 73235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 155/214 9/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 46734 m, 398 m/sec, 76556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 0 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 160/214 10/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 48772 m, 407 m/sec, 79950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 165/214 10/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 50807 m, 407 m/sec, 83342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 170/214 11/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 53188 m, 476 m/sec, 87311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 175/214 11/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 54975 m, 357 m/sec, 90290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 180/214 11/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 57179 m, 440 m/sec, 93993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 185/214 12/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 59712 m, 506 m/sec, 98213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 190/214 12/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 62409 m, 539 m/sec, 102709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 195/214 13/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 65904 m, 699 m/sec, 108534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 200/214 14/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 69805 m, 780 m/sec, 115069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 205/214 15/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 77260 m, 1491 m/sec, 127489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 210/214 16/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 85045 m, 1557 m/sec, 140498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 47 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15
[[35mlola[0m][I] time limit : 214 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10
[[35mlola[0m][I] time limit : 2145 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 5/2145 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 1513 m, -16706 m/sec, 1512 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 5/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 12501 m, 2500 m/sec, 15451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 10/2145 1/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 1951 m, 87 m/sec, 1950 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 10/195 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 20065 m, 1512 m/sec, 32374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 15/2145 2/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 7280 m, 1065 m/sec, 10706 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 15/195 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 26412 m, 1269 m/sec, 48543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 20/2145 3/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 13252 m, 1194 m/sec, 20656 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 20/195 6/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 33548 m, 1427 m/sec, 64680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 25/2145 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 19215 m, 1192 m/sec, 30626 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 25/195 6/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 40712 m, 1432 m/sec, 81165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 47 LTL EXCL 30/2145 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 25205 m, 1198 m/sec, 40610 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 30/195 7/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 47588 m, 1375 m/sec, 98333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 47 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 35/195 8/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 56346 m, 1751 m/sec, 118193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 40/214 8/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 65345 m, 1799 m/sec, 139250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 45/214 9/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 74385 m, 1808 m/sec, 160709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 50/214 9/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 83551 m, 1833 m/sec, 182134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 55/214 10/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 92667 m, 1823 m/sec, 203534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 60/214 11/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 101647 m, 1796 m/sec, 224970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 65/214 11/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 111072 m, 1885 m/sec, 246356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 70/214 12/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 120205 m, 1826 m/sec, 267796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 75/214 13/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 127306 m, 1420 m/sec, 289626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 80/214 13/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 136323 m, 1803 m/sec, 311202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 85/214 14/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 144009 m, 1537 m/sec, 333020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 90/214 14/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 151833 m, 1564 m/sec, 354830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 95/214 15/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 158859 m, 1405 m/sec, 376791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 100/214 15/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 167040 m, 1636 m/sec, 398384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 105/214 16/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 176603 m, 1912 m/sec, 419655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 110/214 17/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 185765 m, 1832 m/sec, 441040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 115/214 17/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 195461 m, 1939 m/sec, 462322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 120/214 18/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 204745 m, 1856 m/sec, 483751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 125/214 19/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 213115 m, 1674 m/sec, 505294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 130/214 19/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 221414 m, 1659 m/sec, 526770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 135/214 19/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 229380 m, 1593 m/sec, 547555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 140/214 20/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 237375 m, 1599 m/sec, 568170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 145/214 20/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 245008 m, 1526 m/sec, 588932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 150/214 20/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 252471 m, 1492 m/sec, 609873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 155/214 21/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 259156 m, 1337 m/sec, 630957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 160/214 21/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 267332 m, 1635 m/sec, 651281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 165/214 22/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 275630 m, 1659 m/sec, 671771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 170/214 22/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 284818 m, 1837 m/sec, 692111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 175/214 23/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 293974 m, 1831 m/sec, 712494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 180/214 23/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 302003 m, 1605 m/sec, 733033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 185/214 24/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 309797 m, 1558 m/sec, 753208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 190/214 24/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 317924 m, 1625 m/sec, 773722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 195/214 24/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 325969 m, 1609 m/sec, 794276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 200/214 25/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 333391 m, 1484 m/sec, 815036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 205/214 25/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 340116 m, 1345 m/sec, 836028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 LTL EXCL 210/214 26/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 348478 m, 1672 m/sec, 856398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 70 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 66 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14
[[35mlola[0m][I] time limit : 214 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15
[[35mlola[0m][I] time limit : 1930 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 5/214 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 12724 m, 2544 m/sec, 15649 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 5/1930 4/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 12298 m, -67236 m/sec, 15047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 10/214 3/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 17475 m, 950 m/sec, 33334 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 10/193 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 19865 m, 1513 m/sec, 31962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 15/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 22216 m, 948 m/sec, 50702 t fired, .
[[35mlola[0m][.] 70 LTL EXCL 15/193 5/5 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 26249 m, 1276 m/sec, 48037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 70 (type EXCL) for FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 20/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 26630 m, 882 m/sec, 71345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 25/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 31055 m, 885 m/sec, 93033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 30/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 35750 m, 939 m/sec, 114491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 35/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 40148 m, 879 m/sec, 136051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 40/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 44349 m, 840 m/sec, 157735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 45/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 47964 m, 723 m/sec, 179601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 50/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 51646 m, 736 m/sec, 201110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 55/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 56220 m, 914 m/sec, 222507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 60/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 60593 m, 874 m/sec, 243959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 65/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 64810 m, 843 m/sec, 266475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 70/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 68622 m, 762 m/sec, 289164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 75/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 72804 m, 836 m/sec, 311762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 80/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 77433 m, 925 m/sec, 334350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 85/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 82054 m, 924 m/sec, 356859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 90/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 86056 m, 800 m/sec, 379565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 95/214 4/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 89829 m, 754 m/sec, 402300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 100/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 94511 m, 936 m/sec, 424817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 105/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 99394 m, 976 m/sec, 447273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 110/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 103994 m, 920 m/sec, 469835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 115/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 108596 m, 920 m/sec, 492386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-00: AG false findpath[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-02: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-04: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-12: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-01: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-11: CONJ 0 1 0 0 3 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 LTL EXCL 120/214 5/2000 FamilyReunion-PT-L00100M0010C005P005G002-LTLFireability-14 113202 m, 921 m/sec, 514938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-PT-L00100M0010C005P005G002"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-PT-L00100M0010C005P005G002, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636268200508"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-PT-L00100M0010C005P005G002.tgz
mv FamilyReunion-PT-L00100M0010C005P005G002 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;