About the Execution of LoLA for FamilyReunion-PT-L00010M0001C001P001G001
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
11667.184 | 3021053.00 | 3127494.00 | 11345.40 | TF?T???FT?T?T?FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636268100482.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-PT-L00010M0001C001P001G001, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636268100482
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.8M
-rw-r--r-- 1 mcc users 20K Apr 11 20:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 151K Apr 11 20:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 26K Apr 11 20:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 115K Apr 11 20:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 11K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 15K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 50K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 58K Apr 11 20:29 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 440K Apr 11 20:29 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 57K Apr 11 20:24 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 220K Apr 11 20:24 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.3K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 552K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14
FORMULA_NAME FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15
=== Now, execution of the tool begins
BK_START 1717195519567
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m] [1m[33mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL unknown AGGR[0m
[[35mlola[0m] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL true CTL model checker[0m
[[35mlola[0m] [1m[33mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL unknown AGGR[0m
[[35mlola[0m] [1m[33mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL unknown AGGR[0m
[[35mlola[0m] [1m[33mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL unknown AGGR[0m
[[35mlola[0m] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m] [1m[33mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL unknown AGGR[0m
[[35mlola[0m] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m] [1m[33mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL unknown AGGR[0m
[[35mlola[0m] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m] [1m[33mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL unknown AGGR[0m
[[35mlola[0m] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 3021 secs. Pages in use: 680
BK_STOP 1717198540620
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/FNDP) for 0 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/EQUN) for 0 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 0 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 64
[[35mlola[0m][I] fired transitions : 63
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 61 (type FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/FNDP) for 28 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/EQUN) for 28 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 28 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 70
[[35mlola[0m][I] fired transitions : 69
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/FNDP) for 40 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/EQUN) for 40 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 40 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][W] CANCELED task # 69 (type FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 71 (type SRCH) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 127
[[35mlola[0m][I] fired transitions : 254
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 28 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 28 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 28 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type FNDP) for 40 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 75 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 40 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 40 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12 (obsolete)
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[*** LOG ERROR #0001 ***] [2024-05-31 22:45:20] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 72 (type FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 0 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 0 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 316
[[35mlola[0m][I] fired transitions : 350
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 0 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 27
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 78 (type FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 57 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 214
[[35mlola[0m][I] fired transitions : 214
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 4/327 1/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 70189 m, 14037 m/sec, 364142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 9/327 1/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 166807 m, 19323 m/sec, 918396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 14/327 2/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 265185 m, 19675 m/sec, 1487184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 19/327 3/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 359167 m, 18796 m/sec, 2033028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 24/327 3/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 460804 m, 20327 m/sec, 2635378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 29/327 4/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 561494 m, 20138 m/sec, 3226470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 34/327 5/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 665581 m, 20817 m/sec, 3857195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 39/327 5/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 761072 m, 19098 m/sec, 4487741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 44/327 6/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 853087 m, 18403 m/sec, 5119899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 49/327 6/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 930279 m, 15438 m/sec, 5717693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 54/327 7/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1035974 m, 21139 m/sec, 6335386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 59/327 8/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1139527 m, 20710 m/sec, 6952363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 64/327 8/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1250127 m, 22120 m/sec, 7570946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 69/327 9/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1358990 m, 21772 m/sec, 8182035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 74/327 10/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1459724 m, 20146 m/sec, 8793839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 79/327 10/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1556016 m, 19258 m/sec, 9369576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 84/327 11/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1666605 m, 22117 m/sec, 9988498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 89/327 12/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1778044 m, 22287 m/sec, 10608456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 94/327 13/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1891055 m, 22602 m/sec, 11231710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 99/327 13/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 1995150 m, 20819 m/sec, 11821355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 104/327 14/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2083851 m, 17740 m/sec, 12382188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 109/327 14/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2177416 m, 18713 m/sec, 12966496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 114/327 15/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2262090 m, 16934 m/sec, 13576400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 119/327 15/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2350804 m, 17742 m/sec, 14182676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 124/327 16/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2448637 m, 19566 m/sec, 14785273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 129/327 16/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2537339 m, 17740 m/sec, 15367209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 134/327 17/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2619307 m, 16393 m/sec, 15969115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 139/327 17/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2716751 m, 19488 m/sec, 16568751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 144/327 18/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2813907 m, 19431 m/sec, 17180946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 149/327 18/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 2917488 m, 20716 m/sec, 17800533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 154/327 19/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3010499 m, 18602 m/sec, 18407778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 159/327 19/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3097970 m, 17494 m/sec, 19010149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 164/327 20/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3190805 m, 18567 m/sec, 19631480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 169/327 20/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3277506 m, 17340 m/sec, 20238989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 174/327 21/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3365485 m, 17595 m/sec, 20847381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 179/327 22/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3458963 m, 18695 m/sec, 21462446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 184/327 22/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3547361 m, 17679 m/sec, 22092309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 189/327 23/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3631985 m, 16924 m/sec, 22733209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 194/327 23/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3709339 m, 15470 m/sec, 23341536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 199/327 24/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3788219 m, 15776 m/sec, 23986464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 204/327 24/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3869106 m, 16177 m/sec, 24603754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 209/327 25/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 3957877 m, 17754 m/sec, 25206797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 214/327 25/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4046458 m, 17716 m/sec, 25807271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 219/327 26/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4139343 m, 18577 m/sec, 26416124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 224/327 27/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4230432 m, 18217 m/sec, 27014810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 229/327 27/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4318163 m, 17546 m/sec, 27614080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 234/327 27/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4402760 m, 16919 m/sec, 28224480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 239/327 28/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4494902 m, 18428 m/sec, 28832535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 244/327 29/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4587252 m, 18470 m/sec, 29449781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 249/327 29/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4683698 m, 19289 m/sec, 30064069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 254/327 30/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4780040 m, 19268 m/sec, 30692301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 259/327 31/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4870543 m, 18100 m/sec, 31289104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 264/327 31/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 4950905 m, 16072 m/sec, 31866581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 269/327 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5028060 m, 15431 m/sec, 32427529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 274/327 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5108577 m, 16103 m/sec, 33049626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 279/327 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5182090 m, 14702 m/sec, 33667980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 284/327 33/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5263842 m, 16350 m/sec, 34260742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 289/327 33/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5348572 m, 16946 m/sec, 34863527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 294/327 34/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5424541 m, 15193 m/sec, 35445314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 299/327 34/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5498809 m, 14853 m/sec, 36067916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 304/327 34/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5578091 m, 15856 m/sec, 36632813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 309/327 35/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5661261 m, 16634 m/sec, 37235584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 314/327 35/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5748658 m, 17479 m/sec, 37855877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 319/327 36/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5842103 m, 18689 m/sec, 38452715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 CTL EXCL 324/327 36/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 5929641 m, 17507 m/sec, 39035361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 52 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13
[[35mlola[0m][I] time limit : 3269 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 5/326 1/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 136270 m, 27254 m/sec, 615706 t fired, .
[[35mlola[0m][.] 52 CTL EXCL 5/3269 1/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 112596 m, -1163409 m/sec, 598514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 10/326 2/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 264323 m, 25610 m/sec, 1273586 t fired, .
[[35mlola[0m][.] 52 CTL EXCL 10/297 2/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 221245 m, 21729 m/sec, 1237827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 15/326 3/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 399449 m, 27025 m/sec, 1932126 t fired, .
[[35mlola[0m][.] 52 CTL EXCL 15/297 3/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 332439 m, 22238 m/sec, 1876812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 20/326 4/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 529577 m, 26025 m/sec, 2587905 t fired, .
[[35mlola[0m][.] 52 CTL EXCL 20/297 3/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 439614 m, 21435 m/sec, 2513699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 25/326 4/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 659331 m, 25950 m/sec, 3242832 t fired, .
[[35mlola[0m][.] 52 CTL EXCL 25/297 4/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 548423 m, 21761 m/sec, 3151062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 30/326 5/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 785811 m, 25296 m/sec, 3904988 t fired, .
[[35mlola[0m][.] 52 CTL EXCL 30/297 5/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 656006 m, 21516 m/sec, 3794451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 35/326 6/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 899028 m, 22643 m/sec, 4566530 t fired, .
[[35mlola[0m][.] 52 CTL EXCL 35/297 5/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 753671 m, 19533 m/sec, 4438946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 52 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 40/326 7/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 1008425 m, 21879 m/sec, 5232288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 45/326 7/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 1104101 m, 19135 m/sec, 5898958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 50/326 8/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 1233515 m, 25882 m/sec, 6549809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 55/326 9/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 1353558 m, 24008 m/sec, 7165417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 60/326 10/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 1483197 m, 25927 m/sec, 7783043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 65/326 11/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 1618382 m, 27037 m/sec, 8430806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 70/326 11/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 1739128 m, 24149 m/sec, 9079884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 75/326 12/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 1869307 m, 26035 m/sec, 9721446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 80/326 13/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2003919 m, 26922 m/sec, 10372967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 85/326 14/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2141868 m, 27589 m/sec, 11023169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 90/326 15/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2277156 m, 27057 m/sec, 11648273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 95/326 16/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2395744 m, 23717 m/sec, 12263626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 100/326 16/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2509732 m, 22797 m/sec, 12885495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 105/326 17/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2621593 m, 22372 m/sec, 13532690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 110/326 17/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2713310 m, 18343 m/sec, 14147137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 115/326 18/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2828932 m, 23124 m/sec, 14773232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 120/326 18/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 2943040 m, 22821 m/sec, 15400794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 125/326 19/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3046804 m, 20752 m/sec, 16029353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 130/326 20/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3144936 m, 19626 m/sec, 16617251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 135/326 20/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3258951 m, 22803 m/sec, 17238658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 140/326 21/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3378001 m, 23810 m/sec, 17875099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 145/326 21/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3493859 m, 23171 m/sec, 18503909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 150/326 22/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3597204 m, 20669 m/sec, 19124976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 155/326 23/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3700967 m, 20752 m/sec, 19746936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 160/326 23/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3801328 m, 20072 m/sec, 20339418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 165/326 24/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 3902167 m, 20167 m/sec, 20956551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 170/326 24/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4000305 m, 19627 m/sec, 21558281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 175/326 25/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4106228 m, 21184 m/sec, 22186802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 180/326 26/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4205721 m, 19898 m/sec, 22832550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 185/326 26/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4301113 m, 19078 m/sec, 23482956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 190/326 27/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4392136 m, 18204 m/sec, 24136084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 195/326 28/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4477130 m, 16998 m/sec, 24787445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 200/326 28/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4567661 m, 18106 m/sec, 25398909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 205/326 29/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4670850 m, 20637 m/sec, 26016030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 210/326 29/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4764479 m, 18725 m/sec, 26578411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 215/326 30/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4869906 m, 21085 m/sec, 27187802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 220/326 31/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 4978492 m, 21717 m/sec, 27810158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 225/326 31/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5080735 m, 20448 m/sec, 28417095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 230/326 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5177022 m, 19257 m/sec, 29045182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 235/326 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5273325 m, 19260 m/sec, 29608966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 240/326 33/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5380633 m, 21461 m/sec, 30226410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 245/326 34/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5489823 m, 21838 m/sec, 30854595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 250/326 35/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5595288 m, 21093 m/sec, 31464232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 255/326 35/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5705195 m, 21981 m/sec, 32079577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 260/326 36/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5796626 m, 18286 m/sec, 32663344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 265/326 36/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5885196 m, 17714 m/sec, 33232592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 270/326 37/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 5979192 m, 18799 m/sec, 33854506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 275/326 37/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6060605 m, 16282 m/sec, 34460219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 280/326 38/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6147067 m, 17292 m/sec, 35082744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 285/326 38/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6237518 m, 18090 m/sec, 35654462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 290/326 39/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6329968 m, 18490 m/sec, 36259261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 295/326 39/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6418702 m, 17746 m/sec, 36871501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 300/326 40/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6503561 m, 16971 m/sec, 37496588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 305/326 40/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6598790 m, 19045 m/sec, 38110180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 310/326 41/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6695657 m, 19373 m/sec, 38730364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 315/326 41/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6800215 m, 20911 m/sec, 39365520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 320/326 42/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6906560 m, 21269 m/sec, 39965591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 325/326 42/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 6998086 m, 18305 m/sec, 40526643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 2939 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/326 1/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 105613 m, 21122 m/sec, 576413 t fired, .
[[35mlola[0m][.] 38 CTL EXCL 5/2939 1/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 130275 m, -1373562 m/sec, 584800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 10/326 2/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 212261 m, 21329 m/sec, 1221290 t fired, .
[[35mlola[0m][.] 38 CTL EXCL 10/293 2/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 256791 m, 25303 m/sec, 1239459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 15/326 2/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 321057 m, 21759 m/sec, 1867862 t fired, .
[[35mlola[0m][.] 38 CTL EXCL 15/293 3/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 393226 m, 27287 m/sec, 1897682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 20/326 3/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 430128 m, 21814 m/sec, 2514522 t fired, .
[[35mlola[0m][.] 38 CTL EXCL 20/293 4/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 522344 m, 25823 m/sec, 2555303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 25/326 4/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 536884 m, 21351 m/sec, 3159935 t fired, .
[[35mlola[0m][.] 38 CTL EXCL 25/293 4/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 651619 m, 25855 m/sec, 3208556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 30/326 4/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 641859 m, 20995 m/sec, 3803556 t fired, .
[[35mlola[0m][.] 38 CTL EXCL 30/293 5/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 779531 m, 25582 m/sec, 3870898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 35/326 5/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 741909 m, 20010 m/sec, 4417669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 40/326 6/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 839034 m, 19425 m/sec, 5068888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 45/326 6/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 936426 m, 19478 m/sec, 5720844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 50/326 7/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1026381 m, 17991 m/sec, 6374932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 55/326 7/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1106909 m, 16105 m/sec, 7029266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 60/326 8/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1213895 m, 21397 m/sec, 7670174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 65/326 9/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1317091 m, 20639 m/sec, 8303145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 70/326 9/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1424565 m, 21494 m/sec, 8934217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 75/326 10/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1534517 m, 21990 m/sec, 9570197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 80/326 11/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1641573 m, 21411 m/sec, 10187199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 85/326 11/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1739139 m, 19513 m/sec, 10819097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 90/326 12/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1843885 m, 20949 m/sec, 11440191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 95/326 13/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 1946176 m, 20458 m/sec, 12021387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 100/326 13/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10 2051680 m, 21100 m/sec, 12647502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2089772
[[35mlola[0m][I] fired transitions : 12860773
[[35mlola[0m][I] time used : 101
[[35mlola[0m][I] memory pages used : 14
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 354 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 4/354 1/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 110768 m, 22153 m/sec, 400284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 9/354 2/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 260710 m, 29988 m/sec, 1066006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 14/354 4/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 419603 m, 31778 m/sec, 1715137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 19/354 4/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 544265 m, 24932 m/sec, 2369159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 24/354 5/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 672983 m, 25743 m/sec, 3008678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 29/354 6/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 815603 m, 28524 m/sec, 3633678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 34/354 7/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 983171 m, 33513 m/sec, 4290460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 39/354 8/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 1104597 m, 24285 m/sec, 4894745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 44/354 9/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 1222140 m, 23508 m/sec, 5559166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 49/354 10/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 1344481 m, 24468 m/sec, 6201293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 54/354 10/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 1456194 m, 22342 m/sec, 6838408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 59/354 11/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 1549025 m, 18566 m/sec, 7459125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 64/354 12/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 1668431 m, 23881 m/sec, 8098605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 69/354 12/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 1776384 m, 21590 m/sec, 8700217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 74/354 13/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 1904297 m, 25582 m/sec, 9341998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 79/354 14/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2033709 m, 25882 m/sec, 9921636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 84/354 15/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2154696 m, 24197 m/sec, 10555467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 89/354 16/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2269263 m, 22913 m/sec, 11146479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 94/354 16/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2381596 m, 22466 m/sec, 11755419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 99/354 17/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2475658 m, 18812 m/sec, 12354759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 104/354 17/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2582396 m, 21347 m/sec, 12970381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 109/354 18/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2700051 m, 23531 m/sec, 13597569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 114/354 19/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2823950 m, 24779 m/sec, 14197973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 119/354 20/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 2963339 m, 27877 m/sec, 14832172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 124/354 21/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3097740 m, 26880 m/sec, 15446339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 129/354 21/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3218210 m, 24094 m/sec, 16026477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 134/354 22/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3344731 m, 25304 m/sec, 16658864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 139/354 23/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3455853 m, 22224 m/sec, 17291822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 144/354 24/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3578263 m, 24482 m/sec, 17908307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 149/354 24/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3688841 m, 22115 m/sec, 18485364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 154/354 25/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3787129 m, 19657 m/sec, 19095364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 159/354 26/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3883995 m, 19373 m/sec, 19696027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 164/354 26/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 3982107 m, 19622 m/sec, 20320513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 169/354 27/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 4085535 m, 20685 m/sec, 20900172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 174/354 27/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 4190218 m, 20936 m/sec, 21528042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 179/354 28/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 4321651 m, 26286 m/sec, 22153219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 184/354 29/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 4453989 m, 26467 m/sec, 22788411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 189/354 30/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 4590770 m, 27356 m/sec, 23411627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 194/354 31/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 4719271 m, 25700 m/sec, 24028907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 199/354 31/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 4832811 m, 22708 m/sec, 24657731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 204/354 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 4951303 m, 23698 m/sec, 25259952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 209/354 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5046361 m, 19011 m/sec, 25863591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 214/354 33/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5144498 m, 19627 m/sec, 26430089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 219/354 34/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5249722 m, 21044 m/sec, 27001258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 224/354 34/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5361613 m, 22378 m/sec, 27609053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 229/354 35/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5485536 m, 24784 m/sec, 28223837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 234/354 36/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5604659 m, 23824 m/sec, 28823404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 239/354 36/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5709465 m, 20961 m/sec, 29425120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 244/354 37/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5806571 m, 19421 m/sec, 30036582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 249/354 37/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 5907798 m, 20245 m/sec, 30658197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 254/354 38/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6013589 m, 21158 m/sec, 31262234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 259/354 39/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6101906 m, 17663 m/sec, 31860982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 264/354 39/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6191288 m, 17876 m/sec, 32484480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 269/354 39/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6276198 m, 16982 m/sec, 33104049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 274/354 40/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6376656 m, 20091 m/sec, 33691751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 279/354 41/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6471597 m, 18988 m/sec, 34296914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 284/354 41/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6564541 m, 18588 m/sec, 34921132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 289/354 42/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6675683 m, 22228 m/sec, 35554767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 294/354 42/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6800395 m, 24942 m/sec, 36181875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 299/354 43/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 6932229 m, 26366 m/sec, 36780517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 304/354 44/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7054758 m, 24505 m/sec, 37402307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 309/354 45/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7168852 m, 22818 m/sec, 38022972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 314/354 45/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7280731 m, 22375 m/sec, 38627919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 319/354 46/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7386084 m, 21070 m/sec, 39248232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 324/354 46/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7477493 m, 18281 m/sec, 39837164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 329/354 47/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7595597 m, 23620 m/sec, 40444080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 334/354 48/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7708552 m, 22591 m/sec, 41057740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 339/354 48/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7841813 m, 26652 m/sec, 41678670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 344/354 49/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 7974754 m, 26588 m/sec, 42289065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 349/354 50/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 8095083 m, 24065 m/sec, 42920995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 354/354 51/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 8208035 m, 22590 m/sec, 43512978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 354 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 2479 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 986
[[35mlola[0m][I] fired transitions : 2021
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 5/354 2/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 159895 m, -1609628 m/sec, 589437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 10/354 3/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 301390 m, 28299 m/sec, 1238783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 15/354 4/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 450860 m, 29894 m/sec, 1869862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 20/354 4/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 569912 m, 23810 m/sec, 2512121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 CTL EXCL 25/354 5/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 697001 m, 25417 m/sec, 3149620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 408 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 5/408 2/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 227452 m, 45490 m/sec, 591125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 10/408 3/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 431465 m, 40802 m/sec, 1206137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 15/408 5/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 663146 m, 46336 m/sec, 1841098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 20/408 6/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 883339 m, 44038 m/sec, 2483696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 25/408 7/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 1102401 m, 43812 m/sec, 3102999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 30/408 9/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 1319124 m, 43344 m/sec, 3737776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 35/408 10/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 1537877 m, 43750 m/sec, 4377486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 40/408 12/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 1754635 m, 43351 m/sec, 5009252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 45/408 13/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 1942820 m, 37637 m/sec, 5629547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 50/408 15/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 2150085 m, 41453 m/sec, 6260094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 55/408 16/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 2349082 m, 39799 m/sec, 6912801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 60/408 17/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 2527025 m, 35588 m/sec, 7564357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 65/408 18/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 2713599 m, 37314 m/sec, 8198427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 70/408 20/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 2904255 m, 38131 m/sec, 8821644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 75/408 21/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 3132936 m, 45736 m/sec, 9452501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 80/408 23/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 3345611 m, 42535 m/sec, 10081188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 85/408 24/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 3568038 m, 44485 m/sec, 10702684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 90/408 25/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 3786102 m, 43612 m/sec, 11328204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 95/408 26/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 3985342 m, 39848 m/sec, 11940541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 100/408 27/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 4165517 m, 36035 m/sec, 12560177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 105/408 28/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 4355188 m, 37934 m/sec, 13181812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 110/408 29/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 4534096 m, 35781 m/sec, 13773888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 115/408 30/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 4694288 m, 32038 m/sec, 14367934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 120/408 31/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 4879668 m, 37076 m/sec, 15010410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 125/408 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 5051455 m, 34357 m/sec, 15656349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 130/408 33/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 5208189 m, 31346 m/sec, 16260351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 135/408 34/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 5385701 m, 35502 m/sec, 16850681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 140/408 35/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 5588058 m, 40471 m/sec, 17466360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 145/408 36/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 5791167 m, 40621 m/sec, 18084293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 150/408 37/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 5987874 m, 39341 m/sec, 18702709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 155/408 38/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 6174985 m, 37422 m/sec, 19343868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 160/408 39/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 6357631 m, 36529 m/sec, 19975880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 165/408 40/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 6571192 m, 42712 m/sec, 20605635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 170/408 42/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 6805318 m, 46825 m/sec, 21232207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 175/408 43/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 7008422 m, 40620 m/sec, 21871015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 180/408 44/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 7204128 m, 39141 m/sec, 22468850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 185/408 46/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 7424417 m, 44057 m/sec, 23112955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 190/408 47/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 7638298 m, 42776 m/sec, 23743955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 195/408 49/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 7863463 m, 45033 m/sec, 24375601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 200/408 50/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 8087224 m, 44752 m/sec, 25014354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 205/408 52/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 8313817 m, 45318 m/sec, 25663503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 210/408 53/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 8524999 m, 42236 m/sec, 26289949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 215/408 54/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 8710640 m, 37128 m/sec, 26905763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 220/408 55/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 8876445 m, 33161 m/sec, 27485041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 225/408 56/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 9055872 m, 35885 m/sec, 28098542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 230/408 57/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 9231280 m, 35081 m/sec, 28703347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 235/408 59/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 9414620 m, 36668 m/sec, 29320641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 240/408 60/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 9588370 m, 34750 m/sec, 29919358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 245/408 61/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 9770645 m, 36455 m/sec, 30532788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 250/408 62/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 9932798 m, 32430 m/sec, 31106595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 255/408 63/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 10094748 m, 32390 m/sec, 31680206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 260/408 64/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 10263340 m, 33718 m/sec, 32270703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 265/408 65/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 10404697 m, 28271 m/sec, 32867797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 270/408 66/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 10588032 m, 36667 m/sec, 33506998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 275/408 68/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 10753358 m, 33065 m/sec, 34145724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 280/408 69/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 10923844 m, 34097 m/sec, 34787125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 285/408 70/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 11076553 m, 30541 m/sec, 35403205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 290/408 71/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 11226987 m, 30086 m/sec, 36037172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 295/408 72/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 11382816 m, 31165 m/sec, 36664091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 300/408 73/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 11566160 m, 36668 m/sec, 37275629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 305/408 74/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 11738723 m, 34512 m/sec, 37859607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 310/408 75/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 11913016 m, 34858 m/sec, 38440807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 315/408 76/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 12090537 m, 35504 m/sec, 39032704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 320/408 77/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 12261702 m, 34233 m/sec, 39638924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 325/408 78/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 12409004 m, 29460 m/sec, 40237379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 330/408 79/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 12564686 m, 31136 m/sec, 40840202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 335/408 80/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 12732712 m, 33605 m/sec, 41432185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 340/408 81/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 12902492 m, 33956 m/sec, 42042496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 345/408 82/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 13062285 m, 31958 m/sec, 42658738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 350/408 82/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 13208285 m, 29200 m/sec, 43268992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 355/408 83/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 13363757 m, 31094 m/sec, 43905681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 360/408 84/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 13516374 m, 30523 m/sec, 44547335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 365/408 85/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 13660809 m, 28887 m/sec, 45194140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 370/408 86/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 13811325 m, 30103 m/sec, 45826687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 375/408 86/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 13968152 m, 31365 m/sec, 46444064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 380/408 87/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 14138998 m, 34169 m/sec, 47068336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 385/408 89/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 14324654 m, 37131 m/sec, 47702420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 390/408 90/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 14508669 m, 36803 m/sec, 48314145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 395/408 91/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 14679336 m, 34133 m/sec, 48913846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 400/408 91/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 14846540 m, 33440 m/sec, 49520407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 CTL EXCL 405/408 92/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 15011218 m, 32935 m/sec, 50153220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 407 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 2039 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 5/407 5/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 441329 m, 88265 m/sec, 638012 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 5/2039 2/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 236036 m, -2955036 m/sec, 615708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 10/407 9/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 855531 m, 82840 m/sec, 1277387 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 10/339 3/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 445321 m, 41857 m/sec, 1235887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 15/407 12/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 1266167 m, 82127 m/sec, 1911612 t fired, .
[[35mlola[0m][.] 23 CTL EXCL 15/339 5/5 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 666398 m, 44215 m/sec, 1851418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 20/407 15/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 1702113 m, 87189 m/sec, 2539637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 25/407 18/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 2156672 m, 90911 m/sec, 3186334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 30/407 21/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 2563752 m, 81416 m/sec, 3836190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 35/407 23/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 2964452 m, 80140 m/sec, 4475167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 40/407 25/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 3390963 m, 85302 m/sec, 5117777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 45/407 28/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 3819127 m, 85632 m/sec, 5759275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 50/407 32/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 4269664 m, 90107 m/sec, 6409923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 55/407 35/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 4718989 m, 89865 m/sec, 7060725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 60/407 39/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 5169632 m, 90128 m/sec, 7704974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 65/407 43/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 5626843 m, 91442 m/sec, 8359823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 70/407 47/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 6058978 m, 86427 m/sec, 9019260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 75/407 50/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 6435853 m, 75375 m/sec, 9680596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 80/407 53/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 6813073 m, 75444 m/sec, 10330555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-06: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-13: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 CTL EXCL 85/407 56/2000 FamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-05 7209467 m, 79278 m/sec, 10972480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-00: CONJ true CONJ[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-08: EF true findpath[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-10: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-12: DISJ true state space[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-PT-L00010M0001C001P001G001-CTLFireability-2024-14: CTL false CTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-PT-L00010M0001C001P001G001"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-PT-L00010M0001C001P001G001, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636268100482"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-PT-L00010M0001C001P001G001.tgz
mv FamilyReunion-PT-L00010M0001C001P001G001 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;