About the Execution of LoLA for FamilyReunion-COL-L00200M0020C010P010G005
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 14335.268 | 3600000.00 | 10666985.00 | 4160.80 | ?????????F?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r159-smll-171636268000420.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is FamilyReunion-COL-L00200M0020C010P010G005, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r159-smll-171636268000420
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 580K
-rw-r--r-- 1 mcc users 7.2K Apr 12 04:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Apr 12 04:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Apr 12 01:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Apr 12 01:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 7.0K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.2K Apr 22 14:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.4K Apr 12 11:43 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K Apr 12 11:43 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 12 09:45 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Apr 12 09:45 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Apr 22 14:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 24 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 146K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14
FORMULA_NAME FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717160777185
FORMULA FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 144109, Transitions: 134279
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/CNST) for 31 FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/CNST) for FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][W] findlow criterion violated for transition 59
[[35mlola[0m][W] findlow criterion violated for transition 64
[[35mlola[0m][W] findlow criterion violated for transition 63
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 4
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 6
[[35mlola[0m][W] findlow criterion violated for transition 58
[[35mlola[0m][W] findlow criterion violated for transition 53
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 12
[[35mlola[0m][W] findlow criterion violated for transition 13
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 50
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 45
[[35mlola[0m][W] findlow criterion violated for transition 43
[[35mlola[0m][W] findlow criterion violated for transition 39
[[35mlola[0m][W] findlow criterion violated for transition 35
[[35mlola[0m][W] findlow criterion violated for transition 34
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][W] findlow criterion violated for transition 26
[[35mlola[0m][W] findlow criterion violated for transition 29
[[35mlola[0m][W] findlow criterion violated for transition 28
[[35mlola[0m][W] findlow criterion violated for 19 clusters
[[35mlola[0m][I] Time for checking findlow: 135
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 1 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 42 FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,201 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 13:21:55] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-10: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mFamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-09: CONJ false skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] FamilyReunion-COL-L00200M0020C010P010G005-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="FamilyReunion-COL-L00200M0020C010P010G005"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is FamilyReunion-COL-L00200M0020C010P010G005, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r159-smll-171636268000420"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/FamilyReunion-COL-L00200M0020C010P010G005.tgz
mv FamilyReunion-COL-L00200M0020C010P010G005 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;